Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
  • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
  • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
  • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
  • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
  • H10D62/8303—Diamond
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02367—Substrates
  • H01L21/0237—Materials
  • H01L21/02373—Group 14 semiconducting materials
  • H01L21/02378—Silicon carbide
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/02521—Materials
  • H01L21/02524—Group 14 semiconducting materials
  • H01L21/02527—Carbon, e.g. diamond-like carbon
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/02521—Materials
  • H01L21/02538—Group 13/15 materials
  • H01L21/0254—Nitrides
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D30/00—Field-effect transistors [FET]
  • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
  • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]

Definitions

• the present invention relates to semiconductor devices formed of materials that make them suitable for high power, high temperature, and high frequency applications.
• materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications. These semiconductor materials have failed to penetrate higher power high frequency applications to the extent desirable, however, because of their relatively small bandgaps (e.g., 1.12 eV for Si and 1.42 for GaAs at room temperature) and relatively small breakdown voltages.
• gallium nitride-aluminum gallium nitride (GaN/AlGaN) heterostructure has attracted special interest because of its potential applications in high mobility transistors operating at high powers and high temperatures.
• gallium nitride transistors can theoretically or in actuality demonstrate several times the power density as compared to gallium arsenide. Such higher power density permits smaller chips to handle the same amount of power which in turn provides the opportunity to reduce chip size and increasing number of chips per wafer, and thus lower the cost per chip.
• similarly sized devices can handle higher power thus providing size reduction advantages where such are desirable or necessary.
• a high frequency high power device of particular interest is the high electron mobility transistor (HEMT), and related devices such as a modulation doped field effect transistor (MODFET), or a heterojunction field effect transistor (HFET).
• HEMT high electron mobility transistor
• MODFET modulation doped field effect transistor
• HFET heterojunction field effect transistor
• 2DEG two-dimensional electron gas
• the 2DEG is an accumulation layer in the undoped, smaller bandgap material and can contain a very high sheet electron concentration on the order of 10 12 to 10 13 carriers per square centimeter (cm "2 ).
• the two dimensional electron gas resides at the interface of a gallium nitride/aluminum gallium nitride heterostructure.
• High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system have the potential to generate large amounts of RF power because of their unique combination of material characteristics which includes the aforementioned high, breakdown fields, wide bandgaps, large conduction band offset, and high saturated electron drift velocity.
• Group III nitride devices are typically formed on other bulk substrate materials, most commonly sapphire (Al 2 O 3 ) and silicon carbide (SiC). Sapphire is relatively inexpensive and widely available, but is a poor thermal conductor and therefore unsuitable for high-power operation. Additionally, in some devices, conductive substrates are preferred and sapphire lacks the capability of being conductively doped.
• Silicon carbide has a better thermal conductivity than sapphire, a better lattice match with Group III nitrides (and thus encourages higher quality epilayers), and can be conductively doped, but is also much more expensive. Furthermore, although progress has been made in designing and demonstrating GaN/AlGaN HEMTs on silicon carbide ( ⁇ i>e.g. ⁇ /i>, the patents and published applications cited above) a lack of consistent reliability at desired rated performance parameters continues to limit commercial development.
• the invention is a method of forming a high-power, high- frequency device in wide bandgap semiconductor materials with reduced junction temperature, higher power density during operation or improved reliability at a rated power density or any combination of these advantages.
• the invention comprises adding a layer of diamond to a silicon carbide wafer to increase the thermal conductivity of the resulting composite wafer, thereafter reducing the thickness of the silicon carbide portion of the composite wafer while retaining sufficient thickness of silicon carbide to support epitaxial growth thereon, preparing the silicon carbide surface of the composite wafer for epitaxial growth thereon, and adding a Group III nitride heterostructure to the prepared silicon carbide face of the wafer.
• the invention is a high-power, wide-bandgap device that exhibits reduced junction temperature and higher power density during operation and improved reliability at a rated power density.
• the invention comprises a diamond substrate for providing a heat sink with a thermal conductivity greater than silicon carbide, a single crystal silicon carbide layer on the diamond substrate for providing a supporting crystal lattice match for wide-bandgap material structures that is better than the crystal lattice match of diamond, and a Group III nitride heterostructure on the single crystal silicon carbide layer for providing device characteristics.
• the invention is a wide bandgap high electron mobility transistor (HEMT) comprising a diamond substrate for providing a heat sink with a thermal conductivity greater than that of an equivalent amount of silicon carbide, a semi-insulating silicon carbide single crystal layer on the diamond substrate for providing a favorable crystal growth surface for Group III nitride epilayers (the terms “epitaxial layer” and “epilayer” are used interchangeably herein), a first epitaxial layer of a first Group III nitride on the silicon carbide substrate, a second epitaxial layer of a different Group III nitride on the first epitaxial layer for forming a heterojunction with said first epilayer, and with, the Group III nitride of the second epilayer having a wider bandgap than the first Group III nitride of the first epilayer for generating a two dimensional electron gas (2EEG) in the first epilayer at the interface of the first and second epilayers, and respective source and drain contacts
• 2EEG two dimensional
• the invention is a wafer precursor for semiconductor devices comprising a substrate of single crystal silicon carbide that is at least two inches in diameter, a layer of diamond on a first face of the silicon carbide substrate, and a second face that is prepared for growth of a Group III nitride epilayer or active structure.
• the invention is a semiconductor laser comprising a diamond substrate, a single crystal silicon carbide layer on the diamond substrate, at least a first cladding layer on the silicon carbide layer, a Group III nitride active portion, and at least a second cladding layer on Hie active portion.
• Figure 1 is a schematic cross-sectional view of a sequence of steps illustrating the method of the invention.
• Figure 2 is a cross-sectional schematic di agram of a device structure according to the present invention.
• Figure 3 is another cross-sectional view of another device according to the present invention.
• Figure 4 is a cross-sectional view of a wafer precursor according to the present invention.
• Figure 5 is a schematic cross-sectional view of the major portions of a laser structure according to the present invention.
• the invention is a method of forming a high-powered device in wide bandgap materials with reduced junction temperature, higher power density during operation, and improved reliability at a rated power density.
• the method is illustrated schematically in Figure 1 which includes sub- Figures (A) through (E).
• Figure 1 illustrates a silicon carbide wafer 10.
• the silicon carbide wafer or substrate 10 is a single crystal layer that provides a highly suitable substrate for the Group III nitride epitaxial layers and resulting devices that are one of the principal objects of this invention.
• the term "wafer” is used in a broad sense herein and is not limited to common shapes and sizes.
• Figure 1(C) illustrates the next step in the method of the invention which is that of adding a layer of diamond 11 to the silicon carbide substrate 10.
• the diamond portion 11 increases the thermal conductivity of the resulting composite wafer, because the thermal conductivity of diamond (20 watts per centimeter per degree Kelvin (W/cm-K) is approximately four times that of silicon carbide (4.9 W/cm-K).
• the silicon carbide wafer is prepared for the diamond deposition by a chemical-mechanical polishing step (CMP). This can help improve the surface morphology of the grown diamond, and is most preferably carried out on the C-face of the SiC.
• CMP chemical-mechanical polishing step
• Figure 1(D) illustrates that the next step is that of reducing the thickness of the silicon carbide portion of the composite wafer- that is now broadly designated at 12.
• a sufficient thickness of silicon carbide is retained to support epitaxial growth on the silicon carbide while retaining the desired lattice matching characteristics of silicon carbide.
• the thickness is redu ⁇ ed as much as possible; i.e., minimized, while remaining sufficient to provide the desired lattice matching for the nitride epilayers.
• the lattice constants of silicon carbide are not necessarily identical to those of the Group III nitrides, but are closer than those of diamond.
• Group III nitride single crystal substrates are currently unavailable from a practical standpoint. Accordingly, some other material is typically used as the substrate, and for a number of reasons, silicon carbide is preferred and indeed from a lattice constant matching standpoint, is better than diamond. Thus, those familiar with the growth of epitaxial layers of Group III nitrides on silicon carbide will recognize that the lattice constants do not need to match identically, but need to be favorably close enough to encourage the desired high quality single crystal growth.
• Figure 1(B) illustrates one of the methods for reducing the thickness of the silicon carbide portion.
• the silicon carbide substrate 10 is implanted with oxygen at a predetermined deptih in the silicon carbide to form a layer of silicon dioxide (SiO ) indicated as the dotted line 13.
• the diamond layer 11 is added next as previously described with respect to Figure 1(C).
• the thickness of the silicon carbide portion 10 is reduced by separating the silicon carbide at the silicon dioxide layer. This results in the structure illustrated in Figure 13.
• This tech iique is also referred to as "SIMOX" ("separation by implantation of oxygen”) and can include a heating step to further encourage the production of SiO from the implanted oxygen.
• the step of reducing the thickness of the silicon carbide portion can comprise the more conventional steps of lapping and polishing.
• the SiC-reducing step (or steps) need to be consistent with the remainder of the device manufacturing steps.
• overly aggressive mechanical steps that would harm or defeat the purpose of the diamond layer or of the resulting device are preferably avoided.
• the use of ion implantation with other elements or ions (e.g., H + ) followed by separation at the implanted material is becoming more well understood in the art and has been referred to as the "Smart Cut" process which was first developed to obtain silicon-on-insulator materials.
• the separation can be carried out using a thermal stress technique in which the wafer, having been implanted and following diamond growth, is cooled at a rate sufficient to separate the wafer at the implanted portion, but less than the cooling rate at which the wafer would shatter. This separation could also be carried out between diamond growth steps as may be desired or necessary.
• the diamond layer is added to the carbon face of the silicon carbide wafer and the silicon face is reserved for the steps of preparing the silicon carbide surface of the composite wafer 12 for epitaxial growth followed by the step of adding a Group III nitride heterostructure to the prepared silicon carbide face of the wafer.
• the heterostructure is added to the silicon face of the composite wafer.
• the step is illustrated in Figure 1(E) in which the orientation of the diamond portion 11 and the reduced thickness silicon carbide 10 have been flipped between Figures 1(D) and (E) so that the diamond 11 becomes the substrate with a layer of silicon carbide 10 upon it.
• Figure 1(E) also illustrates a heterostructure formed of two different Group III nitrides the top portion of which is designated at 14 and a lower portion at 15.
• Figure 1 also illustrates that in most embodiments, a buffer layer 16 will be included between the silicon carbide layer 10 and the heterostructure layers 14 and 15.
• the heterostructure layers are formed of aluminum gallium nitride (the top layer 14) and gallium nitride (the middle layer 15), with aluminum nitride being selected for the buffer layer 16.
• Appropriate buffer layers, heterostructures, growth methods and other relevant information are set forth for example in the patents noted earlier, as well as in U.S. Patents Nos. 5,393,993; 5,210,051; and 5,523,589, which are commonly assigned with the present invention, and all of which are incorporated entirely herein by reference.
• the various CVD source gases and equipment used to produce the buffer (if any) and the heterostructure layers should be selected to be compatible with the diamond. Stated differently, the source gases, equipment and related items should be selected to avoid any undesired reaction with or effect upon the diamond.
• the diamond can be annealed to increase its insulating characteristics.
• the annealing can be carried out in a furnace or in a diamond deposition chamber prior to growth of the Group III nitride epilayers, or in the epilayer reactor prior to epilayer growth, or during epilayer growth.
• NH 3 ammonia
• H hydrogen
• N 2 nitrogen
• the diamond layer can be bonded to the silicon carbide and these techniques are generally well understood in the art.
• bonding typically comprises placing the desired materials im contact with one another while applying pressure and heat.
• the diamond is deposited on the silicon carbide by chemicaL vapor deposition. Chemical vapor deposition of diamond has become more widely commercially available in recent years and exemplary services, and equipment are available from sources such as PI Diamond Inc. of Santa Clara, California, or Delaware Diamond Knives ("DDK”) of Wilmington, Delaware. Because the diamond is included for its thermal properties, and because the silicon carbide provides the crystal lattice matching, the diamond can be deposited in polycrystalline form.
• single crystal diamond will provide somewhat better thermal management benefits, it is, like all single crystals, generally more difficult or complex to produce than polycrystalline material. Thus, "the use of polycrystalline diamond is somewhat more convenient to carry out.
• chemical vapor deposition of diamond is typically produced by energizing mixtures of hydrogen and hydrocarbon gases with heat or electrical energy in a deposition reactor. The energy, source materials, and related parameters can all be adjusted in a suitable or desired manner; e.g., www.pldiamond.com and www.ddk.com. Whenever possible, isotopically pure diamond (i.e., all 12 C) is also preferred over the naturally occurring isotope distribution, which contains about one percent of 13 C.
• the diamond/SiC interface should have minimal thermal resistance, and thus where processes such as bonding are used, any voids between the diamond and the SiC should be minimized or eliminated.
• the diamond is deposited to a thickness that is sufficient to support the added heterostructure while avoiding additional material that fails to provide further functional benefit. Stated differently, once a sufficient amount of diamond has been included to provide the required or desired thermal characteristics and mechanical support for the particular wafer or device, merely adding further diamond offers no further advantage or functional benefit.
• an appropriate diamond layer has a thickness of between about 100 and 300 microns (B5m) for the type of heterostructure Group III nitride devices for which the invention is particularly suited.
• the invention can further comprise depositing two (or more) layers of diamond (or one layer of diamond and another layer of a second material) that differ in properties from one another.
• the purpose of adding the additional layer (or layers) is to provide one that has the thermal conductivity characteristics for the final device, while having additional (even if temporary) layers present for manufacturing purposes that can be removed later.
• the method comprises depositing a layer of semi-insulating diamond on semi-insulating silicon carbide to provide a semi-insulating substrate for high frequency devices. Thereafter a second layer of diamond (or other material) is deposited on the semi- insulating layer to provide additional mechanical stability during wafer processing.
• the additional portion added for mechanical stability does not necessarily need to be semi-insulating because in this aspect the method comprises further processing the wafer (e.g., any appropriate or generic steps) with the second diamond (or other material) layer and thereafter removing portions (or all) of the second layer as the devices are finished.
• the second layer can be added to provide mechanical stability during handling and a number of the epitaxial growth steps that result in heterojunction devices, but can then be removed prior to the step of opening via holes though the wafer or device.
• the deposited second layer can also comprise another material selected for a complementary purpose. For example, a less expensive material can be selected provided it does not otherwise interfere with the other method steps or resulting device operation. Alternatively, a material can be selected to be somewhat easier to remove; e.g. silicon dioxide, silicon nitride, polycrystalline aluminum nitride, or silicon carbide.
• the method next comprises preparing the opposite silicon carbide surface of the composite wafer for epitaxial growth tt ereon, and then adding a Group III nitride epilayer and typically several layers including a heterojunction to the prepared face (which will be the Si-face when the diamond has been deposited on the C-face).
• the SiC surface is prepared by another CMP step.
• Figures 2 and 3 illustrate devices that advantageously incorporate the present invention. Wherever possible, corresponding elements carry the same referenxe numerals in Figures 2 and 3 as in Figure 1. Accordingly, Figure 2 illustrates a high- power, high-frequency wide bandgap device broadly designated at 20 that exhibits reduced junction temperature and higher power density during operation and improved reliability at a rated power density.
• the invention comprises a diamond substrate 11 for providing a heat sink with a thermal conductivity greater than silicon carbide, and that will thus carry off more heat than an equivalent amount of SiC.
• a single crystal silicon carbide layer 10 is on the diamond substrate 11 for providing a crystal lattice match for wide bandgap material structures that is better than the crystal match of diamond.
• a Group III nitride heterostructure indicated by the brackets 21 is on the single crystal silicon carbide layer for providing device characteristics.
• Figure 2 also illustrates the aluminum nitride buffer layer 16 which is preferably incorporated into the structure of the invention. It will accordingly be understood that when layers are referred to as being “on " one another, the term can encompass both layers that are directly in contact and those that are above one another with intermediate layers in between.
• the heterostructure 21 is in its most basic format formed of two different layers of Group III nitride such as the aluminum gallium nitride layer 14 and the gallium nitride layer 15.
• Figures 2 and 3 are schematic in nature and that more complex structures can be incorporated as desired or necessary, including double heterojunctions, barrier HEMTs, multiple quantum wells (MQWs), and superlattice structures. It will likewise be understood that when the singular term "layer” is used to describe portions of a Group III nitride device, it can include multiple layers that are commonly included in such devices for both manufacturing and operational purposes.
• the ternary Compounds such as AlGaN are more descriptively expressed as Al x Ga ⁇ . X N where 0 ⁇ x ⁇ 1 and that the respective mole fractions of aluminum and gallium (as expressed by x and 1-x) can be adjusted to provide desired or necessary properties.
• the tertiary Group III nitrides can be expressed in the same manner; e.g. In x Al y Ga ⁇ -x-v N where 0 ⁇ x+y ⁇ 1. Layers, junctions and devices formed of any of these materials can take advantage of the benefits offered by the present invention.
• the diamond substrate 11 can be polycrystalline as this generally provides for less complex and less demanding manufacturing and thus helps increase manufacturing efficiency and reduce manufacturing costs.
• the silicon carbide layer 10 is semi-insulating and if necessary depending upon the overall characteristics, the diamond substrate 11 may be semi-insulating as well.
• silicon carbide typically has a polytype selected from the 3C, 4H, 6H and 15R polytypes of silicon carbide as these are the most widely available and suitable for electronic devices. Suitable substrates are commercially available from Cree, Inc. of Durham, NC (www.cree.com).
• HEMT high frequency high electron mobility transistor
• the device can be advantageously packaged in (i.e., with or adjacent) a high thermal conductivity material.
• the term "package" is used in its usual sense to refer to the container or structure in which an individual semiconductor device is contained for purposes of incorporating it into a larger circuit or an end use device.
• the package can further include or be formed of diamond as may be desired or necessary to minimize or eliminate stress from materials that are mis-matched in their thermal expansion and to take full advantage of the thermal conductivity of the device.
• FIG. 3 illustrates a high electron mobility transistor (HEMT) in somewliat more detail and broadly designated at 30.
• the transistor 30 is formed of a diamond substrate 11 for providing the heat sink (or spreader) as discussed above.
• a sem ⁇ - insulating layer of silicon carbide 10 is on the diamond substrate 11 for providing a favorable crystal growth surface for the Group III nitride epilayers.
• the heterostructure is formed of a first epitaxial layer 15 on the buffer 16 and a second epitaxial layer (or layers) indicated by the brackets 31 on the first epitaxial layer 15 for forming a heterojunction between the epilayers 15 and 31.
• the Group III nitride of the second epilayer 31 has a wider bandgap than the first Group III nitride of the first epilayer 15 for generating a two-dimensional electron gas (2DEG) in the first epilayer at the interface of the first and second epilayers 15 and 31.
• Respective source 34, gate 35 and drain 36 contacts provide a flow of the electrons between the source 34 and the drain 36 that is controlled by a voltage applied to the gate contact 35.
• the first epitaxial layer 15 comprises gallium nitride and the second epitaxial layer 31 comprises aluminum gallium nitride. More preferably, the gallium nitride layer 15 is undoped and the aluminum gallium nitride layer 31 is doped n-rype, for example with silicon (Si). As further illustrated in Figure 3, the second epitaxial layer 31 includes two, and preferably three layers of aluminum gallium nitride that are respectively illustrated at 40, 41 and 42.
• the second epitaxial layer 31 comprises a doped layer 41 of aluminum gallium nitride and an undoped layer 40 of aluminum gallium nitride with the undoped layer 40 being adjacent the undoped layer 15 of gallium nitride.
• another undoped layer 42 of AlGaN is provided on top of the doped AlGaN layer 41.
• the use of an undoped layer of aluminum gallium nitride between the gallium nitride layer and the doped aluminum gallium nitride layer is referred to as a modulation-doped heterostructure and increases the mobility of electrons in the two-dimensional electron gas by physically separating the dopant in the aluminum gallium nitride layer from the undoped gallium nitride layer.
• the transistor 30 operates more efficiently when a passivation layer 43 is included above the heterostructure formed by the layers 15 and 31.
• the passivation material can be silicon dioxide (SiO 2 ) or silicon nitride (Si 3 N 4 ) provided that it has the relevant passivating characteristics.
• the transistor can also incorporate a barrier layer for reducing gate leakage in the resulting device; or other layers (e.g. layers that improve the performance of the contact to p-type materials) for desired purposes, all while taking advantage of the present invention.
• the transistor 30 of Figure 3 can be packaged in a high thermal conductivity material, potentially including a diamond or diamond-containing package.
• the invention offers advantages in other devices for which improved thermal management offers advantages.
• Such other devices can include lasers, one of which is schematically illustrated in Figure 5 at 45.
• the general theory and operation of semiconductor lasers is well understood by those of appropriate ("ordinary") skill in this art and need not be discussed in detail herein other than to note that the laser is typically formed of an active layer 46, bordered by respective clad layers 47 and 50.
• the diamond substrate is illustrated at 11 and the silicon carbide layer at 10 with an appropriate buffer layer 16 included as necessary.
• lasers and light emitting diodes are more likely to include more complex structures such as multiple quantum wells and superlattice structures.
• FIG 4 is a schematic view of a wafer precursor according to the present invention.
• the wafer precursor is broadly designated at 52 and is included herein because the availability of large single crystal substrate wafers in silicon carbide i.e., those of 2-inch, 3 -inch, or 100 mm diameter (or equivalent metric sizes) likewise provide the previously unavailable opportunity to, using the method of the invention, obtain diamond layers of this size for the heat sink purposes described herein.
• the invention is a substrate of single crystal silicon carbide 53 that is at least 2 inches in diameter.
• a layer of diamond 54 is on one face of the silicon carbide substrate 53 and a Group III nitride active structure designated by the brackets 55 is on the opposite face of the wafer 53.
• the substrate silicon carbide wafer 53 is preferably at least about 2 inches (5 centimeters (cm)) in diameter, more preferably at least 3 inches (7.5 cm) in diameter, and most preferably at least 4 inches (10 cm) in diameter.
• the Group III nitride active structure 55 includes at least one heterostructure and the wafer precursor 52 can also include an appropriate buffer layer between the silicon carbide substrate and between the substrate and the heterostructure 55.
• the buffer layer it is not separately illustrated in Figure 4.
• the silicon carbide can have a polytype selected from the group consisting of the 3C, 4H, 6H, and 15R polytypes of silicon carbide.
• the wafer includes a plurality of individual active structures on the silicon carbide substrate.
• the invention has been primarily described herein with respect to the use of diamond as the heat sink material and silicon carbide as the substrate material. The invention can be understood in a broader aspect, however, in which a layer of higher thermal conductivity material is used in conjunction with a lower thermal conductivity material that has a better crystal lattice match with the Group III nitrides to produce a resulting composite wafer.
• the higher thermal conductivity materials can include metals and semiconductors such as boron nitride (BN), particularly cubic boron nitride (“cBN"), while the more preferred crystal substrate material can be selected from the group consisting of silicon, gallium nitride, aluminum nitride, aluminum gallium nitride, magnesium oxide (MgO), magnesium aluminate (MgAl O 4 ), lithium gallate (LiGaO 2 ), lithium aluminate (LiAlO 2 ), zinc oxide (ZnO), nickel aluminate (NiAl 2 O 4 ), and sapphire, with AlGaN being more preferred.
• boron nitride boronitride
• cBN cubic boronitride
• the more preferred crystal substrate material can be selected from the group consisting of silicon, gallium nitride, aluminum nitride, aluminum gallium nitride, magnesium oxide (MgO), magnesium aluminate (
• the presence of the higher thermal conductivity material as part of the substrate wafer favorably increases the thermal conductivity of the resulting composite wafer.
• Cubic boron nitride (“cBN”) is expected to have advantages in terms of its capability to be made semi-insulating, and for being processed for purposes of the invention in a manner similar to diamond.
• Boron nitride also has a higher thermal conductivity (13 W/cm-K) than silicon carbide.
• a metal heat sink can be advantageous for reflection and light-extraction purposes.
• Suitable candidate metals can include Ni, Cr, Mn, W, Pt and relevant alloys of these metals. As noted above with respect to the diamond heat sink, the use of any one or more of these metals or alloys should be consistent with the overall manufacture, structure, and operation of the resulting device.
• the method of forming a device in such a composite wafer comprises reducing the thickness of the lower thermal conductivity portion of the composite wafer while retaining a sufficient thickness of the lower thermal conductivity portion to support the desired epitaxial growth thereon.
• the lower thermal conductivity surface is also prepared for epitaxial growth after which an appropriate Group III nitride epilayer, and typically a heterostructure, is added to the prepared face of the lower thermal conductivity portion of the wafer.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Manufacturing & Machinery (AREA)
• Computer Hardware Design (AREA)
• Physics & Mathematics (AREA)
• Power Engineering (AREA)
• Chemical & Material Sciences (AREA)
• Materials Engineering (AREA)
• Junction Field-Effect Transistors (AREA)
• Recrystallisation Techniques (AREA)
• Semiconductor Lasers (AREA)
• Crystals, And After-Treatments Of Crystals (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (2)

Family

ID=34794562

Family Applications (1)

Country Status (8)

Cited By (5)

Families Citing this family (100)

Family Cites Families (67)

• 2004
  • 2004-01-22 US US10/707,898 patent/US7033912B2/en not_active Expired - Lifetime
• 2005
  • 2005-01-14 KR KR20067014842A patent/KR20060127907A/ko not_active Withdrawn
  • 2005-01-14 JP JP2006551378A patent/JP5192152B2/ja not_active Expired - Lifetime
  • 2005-01-14 EP EP18212254.9A patent/EP3496152B1/en not_active Expired - Lifetime
  • 2005-01-14 CN CNB2005800029687A patent/CN100530544C/zh not_active Expired - Lifetime
  • 2005-01-14 WO PCT/US2005/002221 patent/WO2005074013A2/en not_active Ceased
  • 2005-01-14 CA CA 2554003 patent/CA2554003A1/en not_active Abandoned
  • 2005-01-14 EP EP05706059.2A patent/EP1706895B1/en not_active Expired - Lifetime
  • 2005-01-21 TW TW94101865A patent/TW200537564A/zh unknown
• 2006
  • 2006-02-06 US US11/347,953 patent/US7579626B2/en not_active Expired - Lifetime
• 2009
  • 2009-07-17 US US12/504,725 patent/US7863624B2/en not_active Expired - Lifetime
• 2010
  • 2010-11-23 US US12/952,278 patent/US8513672B2/en not_active Expired - Fee Related
• 2012
  • 2012-07-02 JP JP2012148508A patent/JP6227231B2/ja not_active Expired - Lifetime
• 2013
  • 2013-07-23 US US13/948,675 patent/US9142617B2/en not_active Expired - Lifetime

Also Published As

Similar Documents

Legal Events