TW445557B - Semiconductor device and method for producing the same - Google Patents

Semiconductor device and method for producing the same Download PDF

Info

Publication number
TW445557B
TW445557B TW089105582A TW89105582A TW445557B TW 445557 B TW445557 B TW 445557B TW 089105582 A TW089105582 A TW 089105582A TW 89105582 A TW89105582 A TW 89105582A TW 445557 B TW445557 B TW 445557B
Authority
TW
Taiwan
Prior art keywords
semiconductor
wiring
wirings
electrodes
substrate
Prior art date
Application number
TW089105582A
Other languages
English (en)
Inventor
Kaname Ozawa
Hayato Okuda
Ryuji Momoto
Yuji Akashi
Katsuro Hiraiwa
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW445557B publication Critical patent/TW445557B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4941Connecting portions the connecting portions being stacked
    • H01L2224/49429Wedge and ball bonds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4943Connecting portions the connecting portions being staggered
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/85951Forming additional members, e.g. for reinforcing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06506Wire or wire-like electrical connections between devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586Housing with external bump or bump-like connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20752Diameter ranges larger or equal to 20 microns less than 30 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20755Diameter ranges larger or equal to 50 microns less than 60 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20756Diameter ranges larger or equal to 60 microns less than 70 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20757Diameter ranges larger or equal to 70 microns less than 80 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20758Diameter ranges larger or equal to 80 microns less than 90 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20759Diameter ranges larger or equal to 90 microns less than 100 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/2076Diameter ranges equal to or larger than 100 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Description

445557 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(1 ) 發明背景 1. 發明領域 本發明一般而言係有關半導體元件及其製造方法,而 更特定言之,係有關一種半導體元件及其製造方法,其中 該半導體元件係被建構成具有多個半導體構件堆叠於其 中。 y 近年來,由於持續增加對小型化可攜式設備,如可攜 式電話的需求’因此攜載於其中的半導體元件亦被要求變 得更小。為了達成此一狀況’係發展出一種具有多個堆叠 於其封裝用樹脂内之半導想構件的堆叠型半導趙元件。 2. 相關技藝之描述 第1及2圖顯示一習知堆疊型半導體元件1A,其包括 多個作為連接接點之引線5。第1圖係半導體元件丨A之截 面圏’而第2圖係半導體元件1A之平面圖,其中封裝用樹 脂6A係被部分移除。 顯示於第1及2圖中之半導體元件ία係被建構成具有 二個半導體構件2、3及4’其等係堆疊於設在該引線5之平 台部分5a上。於該半導體構件2、3及4上,係分別設有第 一電極7、第二電極8及第三電極9,其等係分別經由第一 佈線10、第二佈線11及第三佈線12而連接至引線5之黏結 襯墊5c»再者,引線5之外部引線5b係形成延伸至其外側, 舉例而言,就如同海鷗的翅膀。 由於顯示於第1及2圖中之半導體元件丨A係被建構成 本紙張尺度適用中國國家標準<CNS)A4規格(21〇χ297公爱〉 -----------Γ.裝 * I ·1 ^OJt ϋ n n n KB BK tt t 線.: (請先閱讀背面之注意事項再填寫本頁) -4- 經濟部智慧財產局員工消費合作社印絮 A7 _____B7__ 五、發明說明(2 ) 該外部引線5b係延伸於該封裝用樹脂6A與黏結襯墊化之 外,對此,接合的佈線⑺至丨2係形成於半導體構件2至4之 外側,此導致一大尺寸的半導體元件1A。再者,儘管半 導體元件1A具有導因於半導體構件2至4之高密度與堆疊 的多針結構,係存在有縮短相鄰引線5之節距的限制,而 此導致該半導體元件1A的大尺寸。 另一方面,第3及4圖顯示一習知BGA型(球狀柵極陣 列型)半導體元件丨B,其具有多個作為連接接點之焊接球 15。第3圖係半導體元件1B之截面圖,而第4圖係半導體 元件1 B之平面圖,其中封裝用樹脂6B係被部分移除。再 者,於第3及4圖中,相同於顯示在第丨及2圖中之部件係給 予相同的參考標號。 該BGA型半導體元件1B係被建構成具有第一、第二 及第三半導體構件2、3及4,其等係堆疊於其一底材ι3, 例如,一印刷佈線底材上。於半導體構件2、3及4上,係 分別設有電極7、8及9。此等使用第一、第二及第三佈線1〇 ' 11及12的電極7至9係連接至多個黏結襯塾14,該等襯塾係 形成於堆疊有半導體構件2至4的底材13上。 該多個黏結襯墊14係經由通孔與佈線(兩者皆未示出) 而連接至各別的焊接球15。因此,各半導體構件2、3及4 係經由佈線1 〇至1 2、黏結襯塾14、未示出的通孔與佈線而 連接至焊接球15。 如前所述’由於BG A型半導體元件丨b係被建構成, 作為連接接點的:tp接球1 5係設於半導體構件2至4之下方, ---- ^ · i i i I I - I------ <請先閱讀背面之注意事項再填寫本頁) 4 4555 7 經濟部智慧財產局員工消费合作社印製 A7 B7 五、發明說明(3) 因此’其可被製得較第1與2圖之半導體元件1A為小《再 者’由於相鄰黏結襯墊之節距可被設計得較顯示於第1與2 圖中之引線5的該等節距為窄,因此,該黏結襯墊14可支 撐該多針結構。 然而’如可由第1至4圖所見,不論是在半導體元件ιΑ 或是半導體元件1B中’由於引線5或黏結襯墊14係藉由使 用佈線10、11及12而連接至半導體構件2、3及4,因此, 該佈線10、11及12必須置於封裝用樹脂6A或6B内。 特別是,於堆疊有半導體構件2至4之半導體元件1A 或1B中,該第一佈線1〇必須放置夠長,以使最上部位置 之半導體構件2可被連接至引線5或黏結襯塾14。藉此,該 第一佈線10之迴圈高度(自引線5或黏結襯墊14至第一佈線 10的高度)變得高,而此導致一大尺寸(特別是在高度上) 的半導體元件1A或1B。 為了解決上述問題,並將半導體元件1A與1B小型化, 必須降低佈線10至12。然而,降低佈線1〇至12將導致佈線 10至12可能接觸半導體構件2至4之角落部分,或是其相鄰 佈線可能互相接觸而產生短路的問題》因此,半導體元件 1A或1B之可靠度係被降低。 發明概述 本發明之一目的在於提供一種半導體元件及其製造方 法,其中上述缺點係被排除。 本發明另一與一更特定的目的在於提供一種半導體元 本纸張尺度適用中國國家標準(CNS)A4規格(210 X 297公;g ) ------—— ·1ιιν: I —---11 訂--------vr (請先閱讀背面之注意事項再填寫本頁) -6 - 經濟部智慧財產局員工消費合作社印裂 A7 ---------B7______ 五、發明說明(4) 件,其包括: 多個半導體構件,至少包含堆叠於-底材上之-最上 邓構件、-中間構件,及-最下部構件; 夕個佈線’各佈線係電氣連接於分別設在該多個半導 構件之—相鄰者上的二電極間,或是電氣連接於分別設 在為底材與直接堆叠於該底材上之最下部半導艘構件上的 二電極間:及 夕個間隔構件,其等係分別設於該等佈線與該等電極 間亥等佈線與該等電極係設於該半導體構件上,而不是 設於該最上部構件上;其中 在其間不接觸的情況下,藉由該間隔構件形成該佈線 與該多個半導體構件間之間隔。 本發明另一目的在於提供一種製造一半導體元件之方 法’其包括下列步驟: U)於一底材上堆疊多個半導體構件,至少包含一最 上部構件、一中間構件,及一最下部構件;及 0)執行一佈線黏結程序,其中多個佈線係各電氣連 接於分別設在該多個半導體構件之二相鄰者上的 二電極間,或是電氣連接於分別設在該底材與直 接堆疊於該底材上之最下部半導體構件上的二電 極間;其中 該佈線黏結程序包括: (c)執行一間隔構件設置程序,其中多個間隔構件係 設於該等佈線與該等電極間,該等佈線與該等 -------------裝-------一訂---------線 (請先閱讀背面之注意事項再填寫本頁) 4555 7 A7 B7 五、發明說明(5 ) 極係設於該半導體構件上,而不是設於該最上部 構件上;及 (d)執行一接合程序,其中該等佈線係分別接合至藉 由該間隔構件設置程序所形成的該等間隔構件。 本發明之其他目的、特徵與優點將藉由閱讀伴隨附圖 之下列詳細說明而變得更清楚。 圃式簡單說明 第1圖係一習知半導體元件之截面圊; 第2圖係顯示於第1圖中之習知半導體元件的平面圖, 其中封裝用樹脂係被部分移除; 第3圖係另一習知半導效元件之載面圖; 第4圖係顯示於第3圖中之習知半導體元件的平面圖, 其中封裝用樹脂係被部分移除; 第5圖係根據本發明第一實施例之半導體元件的截面 圖; 第6圊係顯示於第5囷中之半導體元件的平面圖,其中 封裝用樹脂係被部分移除; 第7圖係例示說明根據本發明第一實施例之半導體元 件的佈線連接結構; 第8圖係例示說明在用於製造根據本發明第一實施例 之半導體元件之方法中的黏結程序; 第9圊係例示說明在用於製造根據本發明第一實施例 之半導體元件之方法中的另一黏結程序; 本紙張尺度適用中國國家標準(CNS>A4規格(210 X 297公釐) (靖先閱讀背面之注意事項再填寫本頁) 裝!丨— —訂----! *線. 經濟部智慧財產局員工消費合作社印?我 •8- 經濟部智慧財產局貝工消費合作社印製 A7 ____B7_______ 五、發明說明(6 ) 第10圖係例示說明在用於製造根據本發明第一實施例 之半導體元件之方法中的另一黏結程序; 第11圖係例示說明在用於製造根據本發明第—實施例 之半導體元件之方法中的另一黏結程序; 第12圖係例示說明在用於製造根據本發明第一實施例 之半導體元件之方法中的.另一黏結裎序; t 第1 3圖係例示說明根據本發明第一實施例之半導體元 件的功效; 第〖4圖係例示說明當佈線係直接黏結至根據本發明第 一實施例之半導趙元件的電極時所產生之問題; 第15圖係例示说明根據本發明第二實施例之半導體元 件的佈線連接結構; 第16圖係根據本發明第三實施例之半導體元件的截面 圖, 第17圊係顯示於第16圖中之半導體元件的平面圖,其 中封裝用樹脂係被部分移除; 第1 8圖係根據本發明第四實施例之半導體元件的載面 圖, 第19圖係例示說明在用於製造根據本發明第四實施例 之半導體元件之方法中的黏結程序; 第20圖係例示說明在用於製造根據本發明第四實施例 之半導體元件之方法中的另一黏結程序; 第21圖係例示說明在用於製造根據本發明第四實施例 之半導體元件之方法中的另一黏結程序; 用 家標里(CNSM4 規格(21Cx:?97 士爱) --------------裝--------訂---------線 (請先閱讀背面之注意^項再填寫本頁) A7 44555^ B7___ 五、發明說明(7 ) 第22圖係例示說明在用於製造根據本發明第四實施例 之半導體元件之方法中的另一黏結程序: 第23圖係例示說明在用於製造根據本發明第四實施例 之半導體元件之方法中的另一黏結程序; 第24圖係例示說明根據本發明第四實施例之半導雜元 件的功效;及 _ 第25圖係例示說明當佈線係直接黏結至根據本發明第 四實施例之半導體元件的電極時所產生之問題。 較佳實施例之詳細說明 以下將參照附圖詳細描述本發明之較佳實施例。 第5至7圖係例示說明根據本發明第一實施例之半導艘 元件20A。第5圖係顯示該半導體元件20A之截面圖》第6 圖係顯示半導體元件20之平面圖,其中封裝用樹脂6八係 被部分移除。第7圖係例示說明半導體元件20Α之佈線連 接結構的透視圖。 本發明之半導體元件20Α係一 BGA(球狀栅極陣列)型 半元件’其包括多個(於此實施例中為3個)半導體構件22 至24、封裝用樹脂26、第一至第三佈線30至32、一底材33, 及多個焊接球35。 該第一、第二與第三半導體構件22、23及24係被建構 成堆疊於該底材33上。特別是,於該第一半導體構件22與 第二半導體構件23之間’於該第二半導體構件23與第三半 導體構件24之間,以及於該第三半導體構件24與該底.材33 本紙張尺度適用中國國家標準(CNS)A4規格(210 x 297公藿) HI ----------- ·1!11 訂.— II ---- {請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 -10- A7 B7 五、發明說明(8 ) 之間,係導入薄獏狀的絕緣黏著劑38。該半導體構件以至 24與底材33係因此被建構成以該絕緣黏著劑”而相互黏 (請先閱讀背面之注意事項再填寫本頁) 著。於此實施例令,由於該絕緣黏著劑38係薄膜狀的黏著 劑’其厚度係為均勻且非常薄。 再者,於一被堆疊在一起的狀態下,該第一、第二與 第二半導體構件22、23與24係被建構成各半導體構件22、 23與24的至少一外圍側係成步階狀,使得其等係如同階梯 般堆疊。如第7圖所示,第一、第二與第三電極27、以與” 係分別設於半導體構件22、23與24之外圍上的預定位置 内。因此,設於第二半導體構件23上之第二電極28係定位 於一藉由第一半導體構件22與第二半導體構件23所形成之 步階狀部分上,而設於第三半導體構件24上之第三電極29 係定位於一藉由第二半導體構件23與第三半導體構件24所 形成之步階狀部分上。 底材33,舉例而言’可為一由聚醯亞胺製得之撓性佈 線底材,或一由玻璃環氧製得之印刷的佈線底材。於一底 材33之表面上’即,攜載有半導體構件22至24之表面(其 經濟部智慧財產局員工消費合作社印製 後稱為一上表面)上,係設有多個黏结襯墊34、多個球連 接襯墊39,及多個佈線40 » 如第6圖所示’多個黏結襯墊3 4係形成於一該半導趙 構件22至24被攜載之位置的外圍上,且如後所述係分別藉 由多個第三佈線32加以黏結。再者,球連接襯墊39係設於 焊接球3 5所形成之位置上。於此實施例中,焊接球35係以 一區域-陣列狀態來設置。因此’焊接球35係設於該堆疊 A7 B7 44555^ 五、發明說明(9 ) 的半導體構件22至24下方。 (請先閱讀背面之注意事項再填寫本頁) 面向該多個球連接襯墊39,如第5圊中所示,係形成 有多個開孔41 »作為連接接點的焊接球35係經由在底材33 内之開孔41而接合至球連接襯墊。再者,佈線4〇係以預定 的圊案放置’以將黏結襯塾3 4連接至各別的球連接襯塾 39。 於前所述,由於球連接襯墊39係位於攜載半導體構件 22至24之表面下方,佈線4〇係自黏結襯墊34朝向内側放置 延伸’而此一結構可稱為一扇入結構。因此,黏結襯墊34 係分別經由佈線40與球連接襯墊39而電氣連接至焊接球 35。 經濟部智慧財產局員工消費合作社印製 封裝用樹脂2 6,舉例而言,可為環氧樹脂,且係設計 成可以將半導體構件22至24與佈線30至32封裝於其内。於 此實施例中,半導體元件20A係被製造成,底材(其後稱 為基材)係被製得較半導體元件20A之底材33為寬,而後 多組半導鱧構件22至24係堆疊於該基材上,且在執行一佈 線黏結程序後’多組半導體構件22至24與佈線30至32係被 模塑在一起,而後使用一裁切程序,使得基材係被裁切成 個別的半導體元件20 A。因此,可增進製造半導想元件2〇 之生產率。 隨後’將對第_、第二與第三佈線30、31與32作一描 述。 各佈線30至32可.為由金屬材料,如飼或其等類似之物 所製成之微小的導線’且可藉由使用一佈線黏結裝置而加 本纸張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -12- 經濟部智慧財產局員工消費合泎社印製 A7 ______B7__ 五、發明說明(10) 以置放。第一佈線30係置放於設在第二半導體構件23上之 第二電極28與設在直接堆疊於該第二半導體構件^上之第 一半導體構件22上電極27之間。再者,各佈線观 32係置放於具有相等電氣特性與訊號特性’即,等特性電 極的電極之間。 特別是,第二佈線31係置放於設在第三半導體構件24 上之第三電極29與設在直接堆疊於該第三半導體構件以上 之第二半導體構件23上的第二電極28之間。再者,第三佈 線32係置放於設在底材33上之黏結襯墊34與設在直接堆疊 於該底材33上之第三半導體構件24上的第三電極29之間。 再者,“…直接堆疊於…”的意義為“…立即堆疊於…之 上部,,。但,此並非意味著絕緣黏著劑38未導入於其間。 因此,舉例而言,直接堆疊於第三半導體構件24上之半導 體構件為第二半導體構件23,不包含第一半導體構件22。 當如前述置放時,第一至第三佈線3〇至32係經由堆疊 之半導體構件24與23的層而連接至底材33 a如第5與7圖所 示’其等係因此自最上部第一半導體構件22而逐級置放至 底材33。 於此實施例中,由於第一至第三佈線30至32係經由堆 疊之半導體構件24與23的層而連接至底材33,因此各佈線 30至32的長度可被縮短,且藉此,其佈線迴圈之高度(自 佈線之第二黏結的位置至佈線迴圏頂部的距離)亦可被降 低。因此,半導體元件2〇a内的佈線迴圈空間可被設計得 較小·且藉此,可達成半導體元件2〇 A之小型化(高度上)。 表紙張艾α用肀S國家標λ (Cs-s)A4規格(2丨〇 x 297公釐〉 -------------裳--------訂--------線 <請先閱讀背面之ii意事項再填寫本頁) • Π - 4 4 5 5 5 經濟部智慧財產局員工消费合作社印製 Α7 Β7 五、發明說明(11) 再者,於此實施例中,僅佈線32之一者係接合至設在 底材33上之黏結襯墊34的相對應者。由於此原因,相較於 習知各耦合至多個佈線1〇至12的黏結襯墊14(參見第3與4 圖),各黏結襯墊34可被製得較小。因此,本發明之半導 體元件20A可被小型化。 接著,以下將描述乳造前述半導體元件2〇Α之方法。 再者,由於此實施例之方法的特徵乃在於,用於置放 第一、第二與第三佈線30至32的佈線黏結程序,而其他程 序係相同於習知其他程序,因此,以下僅就佈線黏結程序 作描述。 第8至12圊係例示說明用於置放第一、第二與第三佈 線30至32之佈線黏結程序的順序。 第8圖顯示於佈線30至32之佈線黏結程序前的狀態。 如此圖所示,第一至第三半導體構件22至24係事先堆疊於 底材33上。於此實施例中’於佈線黏結程序前,係對佈線 30至32執行一相等於申請專利範圍第6項之間隔物-構件設 置程序的直柱-隆起部形成程序。 於直柱·隆起部形成程序中,第一直柱隆起部36係形 成於設在第二半導體構件23上之第二電極28上,而同時第 二直柱隆起部37係形成於設在第三半導體構件24上之第三 電極29上。於此實施例中’直柱隆起部係未設於第一電極 27上。 如同以下將描述者,第一與第二直柱隆起部3 6與37係 作為間隔物構件’且係藉由使用亦用於佈線黏結第一至第 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ------------Ρ、裝--------訂---------線K k (請先閱讀背面之注意事項再填寫本頁) •14· 經濟部智慧財產局_工消費合作社印製 A7 B7 五、發明說明(Π) 二佈線30至32之佈線黏結裝置而形成。再者,直柱隆起部 36與37可由相同於佈線30至32之材料所製成。 因此’ 一佈線黏結裝置可置放直柱隆起部36、37與佈 線30至32兩者。因此,不需使用額外的設備來形成直柱隆 起部36與37,且藉此可省下其花費。 第9圖係顯示一微細金屬線2 5 Α連結至設在第一半導 體構件2 2上之第一電極2 7的狀態(第一黏結)。佈線3 〇至3 2 係藉由使用設在佈線黏結裝置内的毛細管42而被置放。 毛細管42具有一形成於其中央之開孔,經此1微細金 屬線25 A可通過。微細金屬線25 A係藉由使用毛細管42而 輕合至電極2 7 ’使得部分微細金属線2 5 A係延伸於毛細管 42外’以於延伸部分上藉由火花放電或其等相似的技術形 成一球部分’而後當毛細管42被超聲波地的振動時,該球 部分係被加壓於電極27上。因此,微細金屬線25A係超聲 波地熔結於電極27上。 如前所述,於微細金屬線25A之第一黏結期間,形成 於該微細金屬線25 A之端點上的球部分係結合至電極27, 而此一接合係稱為釘頭式黏結。於以下的描述中,於微細 金屬線25A與電極27間之接合部分係稱為第-釘頭黏結 (其後稱為NHB)部分63A。 當微細金屬線25A接合至第一電極27時,毛細管42係 將該微細金屬線25 A往外推’並將其移至形成第二半導體 搆件23之第二電極28的位置。接著,毛細管42係將微細金 屬線25A壓於形成在第二電極28上之第—直柱隆起部% — — — II1IIIIII1 * 1 ! I t I I I -----I - II (請先閱讀背面之注意事項再填寫本頁) ^15 _______B7_ _______B7_ 經濟部智慧財產局員工消費合作社印製 五、發明說明(!3) 上,以執行藉由超聲波振動之超聲波熔結(第二黏結)。 因此,如第10圖所示,一第一佈線30係被置於一第一 電極27與一第二電極28間。此時,儘管第一直柱隆起部36 由於被毛細管42施壓而有部分變形,仍維持於第13圖中以 箭矢所示之預定的高度D1。 如前所述,於此實施例中,第一佈線30之一第二黏結 側係接合至第一直枉隆起部36。第一直柱隆起部36係以相 同於佈線30至32之材料(傳導材料)所製成。 由於此原因,於第一佈線30之第二黏結側接合至直柱 隆起部36之狀態下’第一佈線30變得與第二電極28電氣連 接。再者’第1 〇圖係顯示一球部分43 A係形成於微細金屬 線25A之端點部分上,以形成第二佈線31的狀態。 如前所述,當第一佈線30之置放完成時,則開始第二 佈線31的置放》第二佈線31係被置放,使得毛細管42係移 至形成第一直柱隆起部的位置,而後球部分43A係於毛細 管42被超聲波振動的同時,被壓於第一直柱隆起部36上。 因此’如第11圖所示,微細金屬線25 A係被超聲波地 炼結於第一直柱隆起部3 6上。由於微細金屬線2 5 A的炼結 變成第一黏結’ 一第一 NHB部分64 A係形成於第一直柱隆 起部36上。 於微細金屬線25A接合至第一直柱隆起部36後,毛細 官42係將微細金屬線25A向外推,並將其移至形成第二半 導體構件24之第三電極29的位置。接著,毛細管42係將微 細金屬線25A壓於形成在第三電極29上之第二直柱隆起部 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公藿) — — — — — — —111 If V- ------—.—訂.1!1!! <^>' f {請先閱讀背面之注意事項再填寫本頁) -16- 經濟部智慧时產局員工消費合作社印製 A7 __B7____ 五、發明說明(
37上’以執行超聲波振動(第二黏結)D 因此,如第12圖所示,第二佈線3丨係被置於第二電極 28與第二電極29間。此時,儘管第二直柱隆起部37由於被 毛細管42施壓而有部分變形,仍維持於第丨3圖中以箭矢所 示之預定的高度D1。再者,由於第二直柱隆起部37係亦 以相同的傳導材料製成,.於第二佈線31之第二黏結側接合 至直柱隆起部37之狀態下’第二佈線31變得與第三電極29 電氣連接。 相似地’藉由執行前述相同的程序,佈線32係置放於 第三電極29與底材33之黏結襯墊34間。然而,於黏結襯塾 34上,係未形成有直柱隆起部。 藉由執行前述佈線黏結程序,佈線3 0至3 2可經由半導 體構件24與23的接替而連接至底材33,且藉而其等係由半 導體構件22而逐步置放至底材33。根據此一結構,佈線3〇 至32可被縮短,而其迴圈高度可被降低。 §佈線3 0至3 2被縮短’其電感係被降低,而藉此,可 增進半導體元件20A之電氣特性(特別是高頻特性)。再者, 傳統地’如第3圖所示’半導體構件2至4之電極7至9係直 接連接至黏結襯整> 1 4,而此將導致黏結襯墊14係充塞佈線 1 0至12的問題。結果,相鄰的佈線可能互相接觸,且因此 黏結襯墊1 4變大。 相對地,根據此實施例’第一與第二半導體構件22與 23之電極係非直接地連接至黏結襯墊34,而藉此,即便是 於接近底材33之連接位置内,佈線的數目亦不會増加。因 表味張A度通用甲S國家襟4MCXS)A4规格(2丨0 x 297公爱} --------- ---------------------til—!! (請先閱讀背面之注意事項再填寫本頁) 44555 / Α7 Β7 五、發明說明(15) 此,相鄰的佈線可避免互相接觸與黏結襯墊34的小型化, 此係有助於獲得半導體元件20 A之小型化。 {請先閱讀背面之注意事項再填寫本頁) 再者’藉由降低佈線30至32之迴圈高度,可實現半導 體元件20A之小型化(高度上)。然而,在降低佈線3〇至32 之迴圈高度的實例中,如第14圖中以箭矢A1所示,佈線30 至32可能接觸半導趙構件_22至24之角落部分,而此可能導 致短路。 然而’於此實施例中,第一直柱隆起部36係安裝於第 二NHB部分64A與第二電極28之間,而第二直柱隆起部37 係安裝於第三NHB部分《Α與第三電極29之間。藉此,佈 線30至32可避免接觸半導體構件22至24之角落部分》 接著,參照第13圖,以下將描述有關第一與第二直柱 隆起部36與3 7之功效》由於第一直柱隆起部36之功效係與 第二直柱隆起部37的功效相同,因此,僅就第一直柱隆起 部3 6作描述。 經濟部智慧財產局員工消費合作社印製 第一直柱隆起部36係夹於第二電極28與第二NHB部分 64A之間’於此係執行第一佈線3〇之第二黏結β如前所述, 由於第一直柱隆起部36具有高度D1,第二ΝΗΒ部分64Α係 以預定的尺寸D1而與第二電極28分隔開。亦即,第一直 柱隆起部36係作為用於將第二ΝΗΒ部分64Α與第二電極28 分隔開的間隔物。 另一方面’為了避免使佈線30至32接觸半導趙構件22 至2 4,必須於其間形‘成一空間。如描述於此實施例中,藉 由於其間設置第一直柱隆起部36,第一佈線30之第二黏結 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -18 經濟部智慧財產局員工消費合作社印*,fe A7 -------- -- B7_____ 五、發明說明(16) 部分係與第二電極28分隔開,而藉此,第一佈線30係與第 一半導體構件22之角落分隔開。 再者’藉由設置第一直柱隆起部36,第二NHB部分64A 係與第二電極28分隔開’而第二佈線31係與第二半導體構 件23之角落分隔開。再者,於第二佈線3丨之第二黏結部分 中*第二直柱隆起部3 7係.被設置,而藉此,第二佈線3 I係 I 與第二半導體構件23之角落分隔開。 因此’藉由設置第一與第二直柱隆起部36與37,可防 止佈線30至32與半導體構件22至24的接觸。結果,於佈線 30至32之間以及形成於半導體構件22至24内的電路不會發 生短路’而藉此,可增進半導體元件2〇A之可靠度。 再者’可藉由調整第一與第二直柱隆起部3 6與37的高 度來調高佈線30至32與半導體構件22至24之間的距離。期 望是將此等高度設定為至少與設置佈線3〇至32與半導體構 件22至24之間的空間一樣高。 ’ 亦即’就防土佈線3〇至32與半導體構件22至24接觸的 觀點來看’係以將直柱隆起部36與37製得較高為佳。然而, 若直杈隆起部3 6與3 7被製得過高,佈線30至32的迴圈高度 係變得較高’而此導致一大尺寸的半導體元件2〇A ^ 因此’藉由適當地將直柱隆起部36與37的高度設計為 相等於形成佈線30至32與半導體構件22至24間之空間所需 的最小高度,可同時獲得半導體元件2〇A的小型化與高可 靠度。 接著’以下將摇述本發明的第二實施例, s用古函國家鮮(CXS)如規格(2】〇/297公餐) *------ -19- -------------裝-------1訂----------線 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消费合作社印製 445557 A7 _B7_______ 五、發明說明(17) 第15圖係例示說明第二實施例之半導趙元件的佈線連 接結構。再者,於第15圖與其他後續所使用的圖中,相同 於用於第一實施例之第5至13圊的部件,係給予相同的參 考標说*並省略其描述。 第二實施例之半導體元件的特徵在於一設置於半導體 構件22至24上之啞襯墊46A係作為佈線30至32之中繼部 分。啞襯墊46A係與形成於半導體構件22至24内之電路電 氣絕緣。 再者,設在電極27至29所座落之位置上的t亞槻塾46A 係具有相等於或大於電極27至29的尺寸。啞槻墊46A係對 連接至其之佈線提供足夠的空間。 如第15圖所示,於此實施例中,僅一啞襯墊46 A係設 於第二半導體構件23上。通常,各半導體構件22至24係設 有多個啞襯墊46A。 如前所述,由於啞襯墊46A係與形成在半導體構件23 内之電路電氣絕緣’因此,啞襯墊46A可在不考量電氣特 性下連接至佈線30。亦即,於藉由使用第一佈線30來連接 一對半導體構件(例如,第一與第二半導餿構件22與23)的 實例中,連接在一起的電極27與28係被要求具有相同的電 氣特性。然而,啞襯墊46A係未與半導體構件23之電路相 連接’且因此,不需考量啞襯墊46A的特性。 於此結構中,設在半導體構件22至24上之啞襯墊46A 可作為用於中繼佈線30至32的中繼部分。亦即,啞襯墊46A 提供於置放佈線30至32時之調整範圍,使得佈線30至32可 本紙張又度適用中國國家標準(CNS)A4規格(2ΐ〇χ297公釐) n I------—-ti 裝!訂·! •線 (請先閱讀背面之注意事項再填寫本頁) -20- 經濟部智慧財產局員工消費合作杜印製 A7 -----— B7___ 五、發明說明(is) 較無°亞概塾46 A時為短’且可在未有不期望之佈線流動現 象下’於封裝用樹脂2 6之模塑時被置放。 接著,以下將描述有關本發明之第三實施例。 第16與Π圖顯示根據本發明之第三實施例的半導體元 件20B。第16圖為一半導體元件2〇B之截面圖,而第17圖 為半導體兀件20B之平面谨1 ,其中封裝用樹脂係被部分移 除。 於此實施例中,半導體元件2〇B之特徵在於,再佈線 層47與48係分別設在第二與第三半導體構件23與24上。如 第丨7圖所示,再佈線層47係以大約平行於第二電極28之一 列而設在由第一與第二半導體構件22與23所形成之步階狀 部分上,而再佈線層48係以大約平行於第三電極29之一列 而叹在由第一與第二半導趙構件23與24所形成之步階狀部 分上。 於此實施例中,再佈線層47與48係形成作為印刷的電 路底材,該底材上係形成有具有預定圖案的再佈線圖案 47A與48A。再者,再佈線層47與48係以黏著劑而固定於 第二與第三半導體構件23與24上。 除了形成作為印刷的電路底材上,再佈線層47與48可 形成作為撓性印刷的底材或其等類似之物,且可整體地形 成於第二與第三半導體構件23與24上。 因此,藉由於第二與第三半導體構件23與24上設置再 佈線層47與48,可防止第一至第五佈線5〇至54交又或產生 短路即便疋设在半導體構件22至24上的電極27至29係以 -----------裝--------訂--- ------線 (請先閱讀背面之注意事項再填寫本頁)
-21 - 445557 經濟部智慧財產局具工消費合作社印製 A7 B7 五、發明說明(19) 不同的方式放置。以下將就此方面作一描述。 於連接堆疊的半導體構件22至24的實例中,佈線5〇至 54需放置於具有相同電氣特性與訊號特性的電極,即,相 等電極之間。於直接堆疊的第一半導體構件22之電極設置 係相同於第二半導體構件23之電極設置,且第二半導體構 件23之電極設置係相同於_第三半導體構件24之電極設置的 實例中,佈線50至54可在直接沒有交叉下’放置於電極27 至29之間(參見第6與7圖)。 然而,於半導體構件之電極設置係互相不同的實例 中’相等電極27至29係未設置於半導體構件上之相對應的 位置’且佈線不需放置於該等相等電極之間。為此,此等 佈線的放置係變得困難。特別是,若佈線係以高密度被放 置,其等可能會互相接觸,但是,避免其等之接觸可能需 要增加半導體元件的尺寸。 相對地,於第三實施例中,藉由於半導體構件23與24 上’設置具有預定再佈線圏案47A與48A的再佈線層47與 48,佈線50至54係經由再佈線層47與48而電氣連接於第一 至第三半導體構件22至24之間與第三半導體構件24與底材 33間。 特別是’如第17圖所示,位在半導體構件22上之最上 面的第一電極27A與位在半導體構件23之最下面的第二電 極28 A係相等電極,且因此需要佈線連接。於直接經由— 佈線連接電極27A與28A的實例中,該佈線必須呈對角線 地放置’且可接觸其他設置在其上的佈線再者,由於對 本紙張尺度適用中國國家標準<CNS)A4規格(210 * 297公釐) I !,I、裝·-------訂-------·線 (請先閱讀背面之注項再填寫本頁) -22- 經濟部智慧財產局員工消費合作社印製 A7 ___B7___ 五、發明說明(20) 角線放置的佈線的長度係被增加’其電氣特性可能退化。 因此’於第二實施例中’在沒有直接連接第一電極2 7 a 與第二電極28A下’第一電極27A係經由第一佈線50而連 接至再佈線層47。 再佈線層47具有大約平行於第極27與28之列的再佈線 圖案47A。第一佈線50係放置於再佈線圖案47人之最上端 與第一電極27A之間,而第二佈線5 1係放置於再佈線圖案 47A之最下端與第二電極28A之間。 因此,第一與第二佈線50與5〖不會干擾其他佈線,且 係以較短的長度放置。再者,其他佈線可於再佈線層47上 形成佈線迴圈。 藉由ax置再佈線層47與48’可防止佈線50至54交叉, 以及由交叉所產生之短路。又,半導體構件22至24之組合 的可能性將不再被電極設置所限制。再者,佈線係被縮短, 而藉此可增進半導體元件2〇b之電氣特性。 接著’以下將描述本發明之第四實施例。 第18圖為第四實施例之半導體元件2〇c的裁面圖。半 導體元件20C之特徵在於第一至第三佈線55至57於直徑上 係較佈線30至32來得厚。 特別是’使用於前述實施例中之各佈線3〇至32的直徑 係約25/ζηι,但於此實施例中,佈線55至57的直徑係於5〇 # m至150从m範圍之間。因此,可降低佈線55至57之電感, 且藉而可增進其高頻特性s 第19與20圖係例示說明作為生產半導體元件2〇c之一 t ^-----I--^---------線 {請先閱讀背面之沒意事項再填寫本頁)
445557 經濟部智慧財產局員工消费合作社印製 A7 B7 五、發明說明(21) 部分之用於置玫第一至第三佈線55至57的佈線黏結程序。 接著,以下將描述有關該佈線黏結程序。再者,相同於第 8至14圖中之部件係給予相同的參考標號。 第19圖係顯示第一至第三佈線55至57之黏結前的狀 態。於此實施例中,於佈線黏結程序前,亦執行直柱隆起 部形成程序。 執行於此實施例中之直枉隆起部形成程序之特徵在 於’第一至第三直柱隆起部66至68係對應於所有設在第一 至第三半導體構件22至24上之電極27至29而形成。亦即, 於此實施例中,直柱隆起部66係對應於第一半導體構件22 之電極2 7而形成。 作為如同前述第一與第二直柱隆起部36與37之間隔物 構件的第一至第三直柱隆起部66至68係藉由使用於第一至 第三佈線55至57之佈線黏結中的佈線黏結裝置而形成。具 有直徑小於佈線55至57之直徑25 " m的微細金屬線25 A, 係亦使用於此實施例中,來形成直柱隆起部66至68。 佈線黏結裝置可使用用於形成直柱隆起部66至68之具 有直徑25izm的微細金屬線25A,或是使用用於形成佈線55 至57之具有直徑在50/zm至150/zm範圍内的微細金屬線 25B。因此,第一至第三直柱隆起部66至68與第一至第三 佈線兩者係藉由使用單一裝置來形成。結果,於此實施例 中’不需額外的設備來形成直柱隆起部66至68,而藉此不 會增加半導體元件2QC之生產花費。 第20圊顯示微細金屬線25B接合至第一半導體構件22 本紙張尺度適用中國國家標準(CNS)A4規格(210x297公If ) I ----— — — — — - I» - I I I 1 I I 1 · 1 I I I I ! I (請先閱讀背面之注意事項再填寫本頁) -24· 經濟部智慧財產局貝工消費合作社印製 A7 ______B7_____ 五、發明說明(22) 之第一電極27的第一黏結狀態。於此實施例中,由於具有 直徑5〇i/m至150#m之微細金屬線25Β係相當厚,形成於 其一端點之球部分43Β係變得相當大。 當毛細管42將球部分43Β施壓於前述形成於電極27上 之第一直柱隆起部66時,係同時有超聲波振動,使得球部 分43Β係超聲波地熔結於篇一直柱隆起部66上。由於微細 金屬線25Β之接合為第一黏結,一第一 部分63Β係形 成於第一直柱隆起部66上"此時,儘管第一直柱隆起部66 由於被毛細管42施壓而有部分變形,仍維持於第24圖中以 箭矢所示之預定的高度D3。 於微細金屬線25Β經由第一直柱隆起部%而接合至第 一電極27後,毛細管係拖曳微細金屬線25Β並將其移動至 形成第二半導體構件23之第二電極的位置。接著,當毛細 管42將微細金屬線25Β施壓於形成於第二電極28上之第二 直柱隆起部67時,係同時執行一以超聲波振動之超聲波熔 結(第二黏结)》 因此,儘管第二直柱隆起部67由於被毛細管42施壓而 有部分變形,仍維持於第24圖中以箭矢所示之預定的高度 D2。因此’如第21圖所示,第一佈線55係放置於第一電 極27與第二電極28之間。 如前所述,於第一佈線5 5係如此置放後,第二佈線5 6 係被置放成,毛細管42係移動至形成第二直柱隆起部67之 位置,使得毛細管42可將球部分43Β施壓於第二直柱隆起 部67上,且同時進行超聲波振動。 匕铁張尺/至適用取國國家樣準(CNS)rVi規格(210x297公芨) ------------* 裝 -------—訂---1—! Ϊ -線 (請先閱讀背面之注意事項再填寫本頁) -25, 44555 7 Α7 Β7 五、發明說明(23) 如第22圖所示’微細金屬線25B係超聲波地熔結於第 二直柱隆起部67上。由於連接至其之微細金屬線25b的接 合為第一黏結,因此’ 一第二NHB部分64B係形成於第二 直柱隆起部67上。 於微細金屬線25B接合至第二直柱隆起部67後,毛細 管42係將微細金屬線25向.外推,並將其移至形成第三半導 體構件24之第三電極29的位置。接著,毛細管42將微細金 屬線25B施壓於形成在第三電極29上之第三直柱隆起部68 上,以執行超聲波熔結(第二黏結)。 因此,儘管第二直枉隆起部67由於被毛細管42施壓而 有部分變形,仍維持預定的高度D2。因此,如第23圖所 示,第二佈線56係放置於第二電極28與第三電極29之間。 相似地,藉由執行前述的程序,第三佈線57係被置放於第 三電極29與底材33之黏結襯墊34之間》 因此,於第四實施例中,藉由設置第一至第三直柱隆 起部66至68,第一至第三佈線55至57可與半導體構件22至 24分隔開》結果,於半導體構件22至24内以悟線55至57形 成的電路不會發生短路,而可增進半導體元件20C之可靠 度。 再者,如前所述,由於微細金屬線25B為厚的,於微 細金屬線25之第一黏結所形成的NHB部分63B、64B與65B 係變大。因此,於未設置直枉隆起部66至68的實例中,如 第25圖中以箭矢Α2所示,ΝΗΒ部分63Β、64Β及65Β可能 逸出電極27至29與鄰近其之接觸電極之外或是逸入形成於 本纸張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) 、裝 ----訂--— — — — — — 經濟部智慧財產局員工消費合作杜印製 •26 · 經濟部智慧財產局員工消费合作社印製 A7 ____B7__ 五、發明說明(24) 半導體構件22至24内之電路。第25圖正為顯示一第二NHB 部分64B之擴充的實例。 然而,於此實施例中,由於具有預定高度之直柱隆起 部係設於NHB部分63B至65B與電極27至29之間,可防止 NHB部分63B至65B逸出電極27至29之外。於此實施例中, 足夠細小之W細金屬線係.用於形成直柱隆起部6 6至6 8,以 確保金屬不會逸出電極27至29之外。 再者’即便於將第一佈線55連接至第一電極27之程序 期間,第一 NHB部分63B亦可突出於第一電極27。為此, 於此實施例中,直柱隆起部66亦形成於第一電極27上。 上開描述係用以使熟習此項技藝者製造與使用本發 明’並由發明人陳述最佳模式,以實施本發明。 儘管本發明已藉由不同的實施例來加以描述,其並非 意圖將本發明侷限於此等實施例。在本發明之精神内的修 飾’對熟習此項技藝之人士為明顯的。舉例而言,半導體 構件的數目並非限制於三個。半導體元件並非限制於BgA 型且可為任何其他堆疊型且使用佈線連接設於其中之半導 體構件的半導體元件。 本發明係基於1999年10月19日於日本申請之案號為 1 1-297410的申請案’該申請案之内容係併於此作參考。 ----— — — — — —----------訂--一— — — — — -^· (請先閱讀背面之注意事項再填寫本頁) -2, A7 B7
五、發明說明(25) 元件標號對照:
經;«·部智慧財產局員工消費合作社印S 1A 習知堆疊型半導體 20C 半導想元件 元件 22 > 23、24半導體構— 1B 習知BGA型半導體 25A 、25B 微細金屬線 元件 / 26 封裝用樹脂 2、3 ' 4 半導體構件 27 ' 27A 第一電極 5 引線 28、 28A 第二電極 5a 平台部分 29 第三電極 5b 外部引線 30 第一佈線 5c 黏結襯墊 31 第二佈線 6A 封裝用樹脂 32 第三佈線 6B 封裝用樹脂 33 底材 7 第一電極 34 黏結襯塾 8 第二電極 35 焊接球 9 第三電極 36 第—直柱隆起部 10 第一佈線 37 第二直柱隆起部 11 第二佈線 38 絕緣黏著劑 12 第三佈線 39 球連接襯塾 13 底材 40 佈線 14 黏結襯墊 41 開孔 15 焊接球 42 毛細管 20A 半導艘元件 43A 、43B 球部分 2〇B 半導體元件 46A 槻塾 表紙張尺*適用_國國家標草(CNS)A4規格(21“ 297公:3 ) (請先閱讀背面之注意事項再填寫本頁) -P *--- 訂---------線- -28- A7 _B7 五、發明說明(2〇 經濟部智慧財產局員工消費合作社印製 47、 48 再佈線層 47A 、48A 再佈 線圖案 50 第一 佈線 51 第二 佈線 52 第三 佈線 53 第四 佈線 54 第五 佈線 55 第一 佈線 56 第二 佈線 57 第三 佈線 63A 、63B 第一 NHB部 分 64A 、64B 第二 NHB部 分 65A 、65B 第三 NHB部 分 66 第一 直柱 隆起部 67 第二 直柱隆起部 68 第三 直柱隆起部 -29- ------------裝—---訂·-----線 (請先閱讀背面之注意事項再填寫本頁)

Claims (1)

  1. A8B8SS 445557 六、申請專利範圍 1. 一種半導體元件,其包含: 多個半導體構件,至少包含堆疊於—底材上之一 最上部構件、一中間構件’及一最下部構件; 多個佈線’各佈線係電氣連接於分別設在該半導 體構件之二者上的二電極間,或是電氣連接於分別設 在該底材與直接堆疊於該底材上之最下部半導體構件 上的二電極間:及 多個間隔構件,其等係分別設於該等佈線與該等 電極間,該等佈線與該等電極係設於該半導體構件上, 而不是設於該最上部構件上;其中 在其間不接觸的情況下,藉由該間隔構件形成該 佈線與該多個半導體構件間之間隔》 2. 如申請專利範圍第i項之半導體元件,其中該間隔構 件為直柱隆起物。 3. 如申請專利範圍第丨項之半導體元件,其中該多個半 導體構件係設有多個具有預定再佈線圖案之再佈線 層,經由該多個再佈線層,該等佈線係電氣連接於該 二半導體構件之間,且電氣連接於該最下部半導體構 件與該底材之間。 4. 如申請專利範圍第2項之半導體元件,其中各該佈線 的直徑係大於用於形成該直柱隆起部之佈線的直徑。 5. 如申清專利範圍第1項之半導赌元件,其中該等半導 體具有與形成於其中之電路電氣絕緣之也襯替。 6. —種用於製造一半導體元件之方法,其包括下列步驟: 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) ^--------* 訂----------線 經濟部智慧財產局員工消費合作社印5^ -30- A8 BS C8 D8
    申請專利範圍 經濟部智慧財產局員工消費合作社印裂 履材上堆叠多個半導體構件,至少έ 含-最上部構件、一中間構件,及一最下部構件;及 (b) 執行一佈線黏結程序,其中多個佈線係名 電氣連接於分別設在該多個半導體構件之二者上的二 電極間’或是電氣連接於分別設在該底材與直接堆叠 於該底材上之最下部半導體構件上的二電極間:其中 該佈線黏結程序包括: (c) 執行一間隔構件設置程序,其中多個間隔 構件係設於該等佈線與該等電極間,該等佈線與該等 電極係設於該半導體構件上,而不是設於該最上部構 件上;及 入(d)執行一接合程序,其中該等佈線係分別接 。至藉由1¾間隔構件設置程序所形成的豸等間隔構 件。 7·如申請專利範圍第6項之方法,其中該間隔構件設置 程序係使用一第一佈線,以形成作為該間隔構件的直 柱隆起部,及 該接合程序係使用第二佈線,各該第二佈線具有 一較第一佈線為大的直徑。 8· 一種半導體元件,其包含: ,多個半導體構件,至少包含堆疊於一底材上之一 最上部構件、一中間構件,及一最下部構件; 多個佈線,各佈線係電氣連接於分別設在該半導 體構件之二者上的二電極間,或是電氣連接於分別設 {請先閱讀背面之沒意事項再填寫本頁) 裝--------訂: -線- 31· 445557
    在邊底材與直接堆疊於該底材上之最下部半導體構件 上的一電極間;及 多個再佈線層,各再佈線層係具有一預定的再佈 線圖案,經由該多個再佈線層’該等佈線係電氣連接 於該二半導體構件之間,且電氣連接於該最下部半導 體構件與該底材之間 -n n n It IP .K^r > n n J、 n n I I {請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印¾ 本紙張尺度適用中國國家標準(CNS)A4規格(210 >c 297公釐) •32·
TW089105582A 1999-10-19 2000-03-27 Semiconductor device and method for producing the same TW445557B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29741099A JP3765952B2 (ja) 1999-10-19 1999-10-19 半導体装置

Publications (1)

Publication Number Publication Date
TW445557B true TW445557B (en) 2001-07-11

Family

ID=17846154

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089105582A TW445557B (en) 1999-10-19 2000-03-27 Semiconductor device and method for producing the same

Country Status (6)

Country Link
US (1) US6215182B1 (zh)
EP (2) EP1094517B1 (zh)
JP (1) JP3765952B2 (zh)
KR (1) KR100610170B1 (zh)
DE (1) DE60030931T2 (zh)
TW (1) TW445557B (zh)

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100533673B1 (ko) * 1999-09-03 2005-12-05 세이코 엡슨 가부시키가이샤 반도체 장치 및 그 제조 방법, 회로 기판 및 전자 기기
US6376904B1 (en) * 1999-12-23 2002-04-23 Rambus Inc. Redistributed bond pads in stacked integrated circuit die package
US6621155B1 (en) * 1999-12-23 2003-09-16 Rambus Inc. Integrated circuit device having stacked dies and impedance balanced transmission lines
JP2001223324A (ja) * 2000-02-10 2001-08-17 Mitsubishi Electric Corp 半導体装置
NO20001360D0 (no) * 2000-03-15 2000-03-15 Thin Film Electronics Asa Vertikale elektriske forbindelser i stabel
JP3737333B2 (ja) * 2000-03-17 2006-01-18 沖電気工業株式会社 半導体装置
US7122889B2 (en) * 2000-05-03 2006-10-17 Rambus, Inc. Semiconductor module
US6833984B1 (en) 2000-05-03 2004-12-21 Rambus, Inc. Semiconductor module with serial bus connection to multiple dies
US6472758B1 (en) * 2000-07-20 2002-10-29 Amkor Technology, Inc. Semiconductor package including stacked semiconductor dies and bond wires
JP2002043503A (ja) * 2000-07-25 2002-02-08 Nec Kyushu Ltd 半導体装置
JP3405456B2 (ja) * 2000-09-11 2003-05-12 沖電気工業株式会社 半導体装置,半導体装置の製造方法,スタック型半導体装置及びスタック型半導体装置の製造方法
JP3631120B2 (ja) * 2000-09-28 2005-03-23 沖電気工業株式会社 半導体装置
US6340846B1 (en) * 2000-12-06 2002-01-22 Amkor Technology, Inc. Making semiconductor packages with stacked dies and reinforced wire bonds
US6503776B2 (en) * 2001-01-05 2003-01-07 Advanced Semiconductor Engineering, Inc. Method for fabricating stacked chip package
US6720643B1 (en) 2001-02-22 2004-04-13 Rambus, Inc. Stacked semiconductor module
US20020145190A1 (en) * 2001-04-10 2002-10-10 Fernandez Joseph D. Arrangement and method of arrangement of stacked dice in an integrated electronic device
JP2002373969A (ja) * 2001-06-15 2002-12-26 Oki Electric Ind Co Ltd 半導体装置及び半導体装置の製造方法
US20030006493A1 (en) * 2001-07-04 2003-01-09 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
DE10231385B4 (de) 2001-07-10 2007-02-22 Samsung Electronics Co., Ltd., Suwon Halbleiterchip mit Bondkontaktstellen und zugehörige Mehrchippackung
EP2565924B1 (en) * 2001-07-24 2018-01-10 Samsung Electronics Co., Ltd. Transfer method
JP4917225B2 (ja) * 2001-09-28 2012-04-18 ローム株式会社 半導体装置
US6476506B1 (en) * 2001-09-28 2002-11-05 Motorola, Inc. Packaged semiconductor with multiple rows of bond pads and method therefor
JP3727272B2 (ja) * 2002-01-15 2005-12-14 沖電気工業株式会社 半導体装置及び半導体装置の製造方法
US6982485B1 (en) * 2002-02-13 2006-01-03 Amkor Technology, Inc. Stacking structure for semiconductor chips and a semiconductor package using it
JP3584930B2 (ja) 2002-02-19 2004-11-04 セイコーエプソン株式会社 半導体装置及びその製造方法、回路基板並びに電子機器
JP3573133B2 (ja) * 2002-02-19 2004-10-06 セイコーエプソン株式会社 半導体装置及びその製造方法、回路基板並びに電子機器
US20030155635A1 (en) * 2002-02-21 2003-08-21 Matsushita Electric Industrial Co., Ltd. Semiconductor device, method for designing the same and recording medium that can be read by computer in which program for designing semiconductor device is recorded
US6721189B1 (en) * 2002-03-13 2004-04-13 Rambus, Inc. Memory module
US6590282B1 (en) * 2002-04-12 2003-07-08 Industrial Technology Research Institute Stacked semiconductor package formed on a substrate and method for fabrication
JP2004071947A (ja) * 2002-08-08 2004-03-04 Renesas Technology Corp 半導体装置
KR100524948B1 (ko) * 2003-02-22 2005-11-01 삼성전자주식회사 칩 크랙이 개선된 멀티 칩 패키지 및 그 제조방법
US7071421B2 (en) 2003-08-29 2006-07-04 Micron Technology, Inc. Stacked microfeature devices and associated methods
US6955949B2 (en) * 2003-10-16 2005-10-18 Kulicke & Soffa Investments, Inc. System and method for reducing or eliminating semiconductor device wire sweep
US6847122B1 (en) 2003-10-16 2005-01-25 Kulicke & Soffa Investments, Inc. System and method for preventing and alleviating short circuiting in a semiconductor device
US7179688B2 (en) * 2003-10-16 2007-02-20 Kulicke And Soffa Industries, Inc. Method for reducing or eliminating semiconductor device wire sweep in a multi-tier bonding device and a device produced by the method
JP2005268497A (ja) * 2004-03-18 2005-09-29 Denso Corp 半導体装置及び半導体装置の製造方法
JP4585216B2 (ja) * 2004-03-26 2010-11-24 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US7067910B2 (en) * 2004-04-13 2006-06-27 Sun Microsystems, Inc. Method and apparatus for using capacitively coupled communication within stacks of laminated chips
JP2006086149A (ja) * 2004-09-14 2006-03-30 Toshiba Corp 半導体装置
KR100593703B1 (ko) * 2004-12-10 2006-06-30 삼성전자주식회사 돌출부 와이어 본딩 구조 보강용 더미 칩을 포함하는반도체 칩 적층 패키지
JP2006278407A (ja) * 2005-03-28 2006-10-12 Renesas Technology Corp 半導体装置の製造方法
US7582963B2 (en) * 2005-03-29 2009-09-01 Texas Instruments Incorporated Vertically integrated system-in-a-package
JP2007019415A (ja) 2005-07-11 2007-01-25 Renesas Technology Corp 半導体装置およびその製造方法
JP4268607B2 (ja) * 2005-09-30 2009-05-27 富士通マイクロエレクトロニクス株式会社 半導体装置に配設される中継部材及び半導体装置
DE102006007306B3 (de) * 2006-02-16 2007-09-13 Siemens Ag Elektrische Anordnung mit einer Drahtverbindungsanordnung und Verfahren zum Herstellen einer derartigen elektrischen Anordnung
US7420269B2 (en) * 2006-04-18 2008-09-02 Stats Chippac Ltd. Stacked integrated circuit package-in-package system
JP2008034567A (ja) * 2006-07-27 2008-02-14 Fujitsu Ltd 半導体装置及びその製造方法
TWI306658B (en) * 2006-08-07 2009-02-21 Chipmos Technologies Inc Leadframe on offset stacked chips package
TW200814249A (en) * 2006-09-12 2008-03-16 Chipmos Technologies Inc Stacked chip package structure with lead-frame having bus bar
US7952209B2 (en) * 2006-09-28 2011-05-31 Stats Chippac Ltd. Integrated circuit package system with pad to pad bonding
JP5481769B2 (ja) * 2006-11-22 2014-04-23 日亜化学工業株式会社 半導体装置及びその製造方法
TWI324817B (en) * 2006-12-20 2010-05-11 Advanced Semiconductor Eng Multiple chip package
TWI357136B (en) * 2007-02-02 2012-01-21 Integrated Circuit Solution Inc Package structure and method for chip with two arr
JP4799479B2 (ja) * 2007-05-14 2011-10-26 Okiセミコンダクタ株式会社 マルチチップパッケージ
US7554204B2 (en) * 2007-06-18 2009-06-30 Spansion Llc Die offset die to die bonding
US8399973B2 (en) * 2007-12-20 2013-03-19 Mosaid Technologies Incorporated Data storage and stackable configurations
KR101458954B1 (ko) * 2008-01-17 2014-11-07 삼성전자주식회사 재배선층을 갖는 반도체 패키지 장치
JP5207868B2 (ja) * 2008-02-08 2013-06-12 ルネサスエレクトロニクス株式会社 半導体装置
JP2009193984A (ja) * 2008-02-12 2009-08-27 Disco Abrasive Syst Ltd 半導体装置及び半導体装置の製造方法
US20100108467A1 (en) * 2008-10-31 2010-05-06 Petro-Canada Apparatus, system and method for moving a vehicle from dual belt conveyor to dual belt conveyor
JP5062283B2 (ja) 2009-04-30 2012-10-31 日亜化学工業株式会社 半導体装置及びその製造方法
US8476749B2 (en) * 2009-07-22 2013-07-02 Oracle America, Inc. High-bandwidth ramp-stack chip package
KR101604605B1 (ko) * 2009-09-24 2016-03-21 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
US20110084374A1 (en) * 2009-10-08 2011-04-14 Jen-Chung Chen Semiconductor package with sectioned bonding wire scheme
US8759987B2 (en) * 2009-10-09 2014-06-24 Nichia Corporation Semiconductor device and method of manufacturing the semiconductor device
TWI409933B (zh) * 2010-06-15 2013-09-21 Powertech Technology Inc 晶片堆疊封裝結構及其製法
KR20120024099A (ko) * 2010-09-06 2012-03-14 삼성전자주식회사 멀티-칩 패키지 및 그의 제조 방법
KR20130042210A (ko) * 2011-10-18 2013-04-26 삼성전자주식회사 멀티-칩 패키지 및 그의 제조 방법
US9082632B2 (en) 2012-05-10 2015-07-14 Oracle International Corporation Ramp-stack chip package with variable chip spacing
CN104485291B (zh) * 2014-12-23 2018-06-05 通富微电子股份有限公司 一种半导体叠层封装方法
US9806066B2 (en) 2015-01-23 2017-10-31 Samsung Electronics Co., Ltd. Semiconductor package including exposed connecting stubs
CN107611099B (zh) * 2016-07-12 2020-03-24 晟碟信息科技(上海)有限公司 包括多个半导体裸芯的扇出半导体装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5655067A (en) * 1979-10-11 1981-05-15 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device
JPS6094756A (ja) 1983-10-29 1985-05-27 Toshiba Corp 半導体装置
JPH0372641A (ja) * 1989-05-09 1991-03-27 Citizen Watch Co Ltd Ic実装構造及びその実装方法
JPH04142073A (ja) * 1990-10-02 1992-05-15 Nec Yamagata Ltd 半導体装置
JPH04294552A (ja) * 1991-03-25 1992-10-19 Matsushita Electron Corp ワイヤーボンディング方法
US5422435A (en) 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US6005778A (en) * 1995-06-15 1999-12-21 Honeywell Inc. Chip stacking and capacitor mounting arrangement including spacers
US5777345A (en) 1996-01-03 1998-07-07 Intel Corporation Multi-chip integrated circuit package
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
JP3943165B2 (ja) * 1996-07-26 2007-07-11 ハネウェル・インターナショナル・インコーポレーテッド チップ・スタックおよびコンデンサ取付の配置
JP3481444B2 (ja) * 1998-01-14 2003-12-22 シャープ株式会社 半導体装置及びその製造方法
JP3378809B2 (ja) * 1998-09-30 2003-02-17 三洋電機株式会社 半導体装置

Also Published As

Publication number Publication date
EP1713122A3 (en) 2006-11-02
US6215182B1 (en) 2001-04-10
EP1094517A3 (en) 2002-04-10
JP2001118877A (ja) 2001-04-27
EP1094517B1 (en) 2006-09-27
DE60030931D1 (de) 2006-11-09
KR100610170B1 (ko) 2006-08-09
EP1094517A2 (en) 2001-04-25
JP3765952B2 (ja) 2006-04-12
DE60030931T2 (de) 2007-02-15
KR20010039547A (ko) 2001-05-15
EP1713122A2 (en) 2006-10-18

Similar Documents

Publication Publication Date Title
TW445557B (en) Semiconductor device and method for producing the same
US11398465B2 (en) Proximity coupling interconnect packaging systems and methods
JP5529371B2 (ja) 半導体装置及びその製造方法
US6441495B1 (en) Semiconductor device of stacked chips
TW515078B (en) Semiconductor device and method of manufacture thereof, circuit board, and electronic machine
JP2819284B2 (ja) 半導体パッケージ用基板およびその製造方法と その基板を利用した積層型半導体パッケージ
US8710647B2 (en) Semiconductor device having a first conductive member connecting a chip to a wiring board pad and a second conductive member connecting the wiring board pad to a land on an insulator covering the chip and the wiring board
TW466653B (en) Semiconductor device
JP4703980B2 (ja) 積層型ボールグリッドアレイパッケージ及びその製造方法
US20090166839A1 (en) Semiconductor stack device and mounting method
US10002853B2 (en) Stacked semiconductor package having a support and method for fabricating the same
JP2002222889A (ja) 半導体装置及びその製造方法
JP4704800B2 (ja) 積層型半導体装置及びその製造方法
JP2005203775A (ja) マルチチップパッケージ
JP2003197857A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
US20050269680A1 (en) System-in-package (SIP) structure and fabrication thereof
JP2000101016A (ja) 半導体集積回路装置
JP3818359B2 (ja) 半導体装置、回路基板及び電子機器
JP2001185578A (ja) 半導体装置
JP2007150346A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JP2007173655A (ja) 半導体装置
JPH11135537A (ja) 半導体チップの実装構造および半導体装置
JP4544407B2 (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JP2005175260A (ja) 半導体装置およびその製造方法
JP2005353704A (ja) 積層型半導体装置及びその製造方法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent