JP2007019415A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP2007019415A JP2007019415A JP2005201914A JP2005201914A JP2007019415A JP 2007019415 A JP2007019415 A JP 2007019415A JP 2005201914 A JP2005201914 A JP 2005201914A JP 2005201914 A JP2005201914 A JP 2005201914A JP 2007019415 A JP2007019415 A JP 2007019415A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- electrode
- semiconductor device
- chip
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48455—Details of wedge bonds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49174—Stacked arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4941—Connecting portions the connecting portions being stacked
- H01L2224/49429—Wedge and ball bonds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4945—Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85191—Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5388—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates for flat cards, e.g. credit cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Abstract
【解決手段】 ボールボンディングによる逆ボンディングの重ね打ちを行うことにより、メモリチップ4のパッド4a上に2方向のワイヤを形成することが可能になるため、ボールボンディングでウエッチボンディングの連続ステッチボンディングと同等の効果を生み出すことができる。これにより、チップレイアウトの自由度と基板3のリードレイアウトの自由度を向上させることができ、チップ積層タイプの半導体装置(メモリカード)における基板上での実装密度を向上できる。
【選択図】 図11
Description
図1は本発明の実施の形態1の半導体装置の表面側の構造の一例を示す平面図、図2は図1に示す半導体装置の裏面側の構造の一例を示す裏面図、図3は図1に示す半導体装置における基板の表面側の部品実装レイアウトの一例を示す平面図、図4は図1に示す半導体装置における基板の裏面側の部品実装レイアウトの一例を示す裏面図、図5は図1に示すA−A線に沿って切断した断面の構造を示す断面図である。また、図6は図3に示すA−A線に沿って切断した断面の構造を示す断面図、図7は図1に示す半導体装置におけるワイヤボンディングの種類の一例を示す部分斜視図、図8、図9及び図10はそれぞれ図7に示すワイヤボンディングの一例を示す部分断面図、図11は図1に示す半導体装置におけるワイヤボンディングの種類の一例を示す部分斜視図である。
図39は本発明の実施の形態2の半導体装置における基板の表面側の部品実装レイアウトの一例を示す平面図、図40は図39に示す半導体装置における基板の裏面側の部品実装レイアウトの一例を示す裏面図、図41は図39のA−A線に沿って切断した断面の構造を示す断面図である。
2 コントローラチップ(制御用チップ)
3 基板
3a ランド
3b 部品
3c 外部端子
3d リード(第1の電極)
3e マーク(第1のマーク)
3f スルーホール
3g 切り欠き部
3h ゲート部
4 メモリチップ(第1のメモリチップ)
4a パッド(第2の電極)
4b パッド(第3の電極)
4c パッド
4d マーク(第2のマーク)
4e マーク(第3のマーク)
5 ワイヤ
5a 第1のワイヤ
5b 第2のワイヤ
5c 制御系ワイヤ(第3のワイヤ)
6 ボール電極
7 メモリカード(半導体装置)
8 メモリチップ(第2のメモリチップ)
9 インタフェースチップ
10 封止部
11 バンプ
12 多数個取り基板
13 ペースト材
14 封止用樹脂
15 キャピラリ
16 クランパ
20 ワイヤ
100,200 半導体チップ
Claims (26)
- 複数の半導体チップが積層された半導体装置の製造方法であって、
(a)第1のワイヤのボール状に形成された先端部を第1の電極に接続する工程と、
(b)前記第1のワイヤを前記第1の電極から引き出して、前記第1の電極よりチップ積層方向に離れて配置された第2の電極上に配置する工程と、
(c)前記第1のワイヤの一部を押し潰して前記第2の電極に接続する工程と、
(d)第2のワイヤのボール状に形成された先端部を前記第2の電極上で前記第1のワイヤに接続する工程と、
(e)前記第2のワイヤを前記第2の電極上から引き出して、前記第2の電極よりチップ積層方向に離れて配置された第3の電極上に配置する工程と、
(f)前記第2のワイヤの一部を押し潰して前記第3の電極に接続する工程とを有し、
前記第1及び第2のワイヤが接続される半導体チップは同種であることを特徴とする半導体装置の製造方法。 - 複数の半導体チップが積層された半導体装置の製造方法であって、
(a)第1のマーク及びこれよりチップ積層方向に離れて配置された第2のマークを認識して、第1の電極及びこれよりチップ積層方向に離れて配置された第2の電極の位置を求める工程と、
(b)前記第1の電極の位置の認識結果に基づいて、第1のワイヤのボール状に形成された先端部を前記第1の電極に接続する工程と、
(c)前記第1のワイヤを前記第1の電極から引き出し、前記第2の電極の位置の認識結果に基づいて前記第2の電極上に配置する工程と、
(d)前記第1のワイヤの一部を押し潰して前記第2の電極に接続する工程と、
(e)前記第2のマークよりチップ積層方向に離れて配置された第3のマークを認識して、前記第2の電極よりチップ積層方向に離れて配置された第3の電極の位置を求める工程と、
(f)第2のワイヤのボール状に形成された先端部を前記第2の電極上で前記第1のワイヤに接続する工程と、
(g)前記第2のワイヤを前記第2の電極から引き出し、前記第3の電極の位置の認識結果に基づいて前記第3の電極上に配置する工程と、
(h)前記第2のワイヤの一部を押し潰して前記第3の電極に接続する工程とを有することを特徴とする半導体装置の製造方法。 - 請求項2記載の半導体装置の製造方法において、前記(d)工程で、予め前記第2の電極に接続されたバンプ上に前記第1のワイヤを接続し、さらに前記(h)工程で、予め前記第3の電極に接続されたバンプ上に前記第2のワイヤを接続することを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記(d)工程で、前記第2の電極に前記第1のワイヤを直接接続し、さらに前記(h)工程で、前記第3の電極に前記第2のワイヤを直接接続することを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記半導体装置は、メモリ回路を備えたメモリチップと、前記メモリチップと外部との信号の送受信を制御する制御用チップを有しており、複数のワイヤのうち前記制御用チップと電気的に接続されるワイヤは、他のワイヤより太いことを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記(d)工程の後、かつ前記(e)工程の前に、前記第1の電極と同一の面に形成された他の複数の第1の電極、および前記第2の電極と同一の面に形成された他の複数の第2の電極に対して、前記(b)〜(d)と同様にして前記他の複数の第1の電極と、これらに対応する前記他の複数の第2の電極
とを順次第1のワイヤで接続する工程を有することを特徴とする半導体装置の製造方法。 - 請求項6記載の半導体装置の製造方法において、前記(h)工程の後、前記他の複数の第2の電極、および前記第3の電極と同一の面に形成された他の複数の第3の電極に対して、前記(f)〜(h)と同様にして前記他の複数の第2の電極上の第1のワイヤと、これらに対応する前記他の複数の第3の電極とを順次第2のワイヤで接続する工程を有することを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記第1もしくは第2のワイヤの何れかと交差する第3のワイヤを有していることを特徴とする半導体装置の製造方法。
- 請求項8記載の半導体装置の製造方法において、前記第3のワイヤと接続する電極は、長方形であることを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記積層された複数の半導体チップは、同じ大きさであることを特徴とする半導体装置の製造方法。
- 請求項10記載の半導体装置の製造方法において、前記積層された複数の半導体チップは、それぞれの主面が長方形であることを特徴とする半導体装置の製造方法。
- 請求項10記載の半導体装置の製造方法において、前記積層された複数の半導体チップは、不揮発性メモリチップであることを特徴とする半導体装置の製造方法。
- 請求項12記載の半導体装置の製造方法において、前記不揮発性メモリチップを4段以上積層することを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記積層された複数の半導体チップにおいて、下段に配置された半導体チップの電極に接続された下段側のワイヤの端部上に、上段側のワイヤのボール状に形成された先端部を接続することを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記第1のマークおよび前記第1の電極は、基板の主面に配置されていることを特徴とする半導体装置の製造方法。
- 請求項2記載の半導体装置の製造方法において、前記半導体装置は、カード型であることを特徴とする半導体装置の製造方法。
- メモリ回路を備えた第1のメモリチップ及び第2のメモリチップと、
前記第1及び第2のメモリチップと外部との信号の送受信を制御する制御用チップと、
前記第1及び第2のメモリチップと前記制御用チップとの信号の送受信を制御するインタフェースチップと、
前記第1、第2のメモリチップ、前記制御用チップ及び前記インタフェースチップが搭載された基板と、
複数の外部端子とを有し、
前記第1及び第2のメモリチップは、それぞれ前記基板の表面において何れか一方が縦向き、何れか他方が横向きで搭載され、
前記インタフェースチップは前記基板の表面に2つ搭載され、
前記制御用チップは前記基板の裏面に搭載され、
前記複数の外部端子は前記基板の裏面に設けられていることを特徴とする半導体装置。 - 請求項17記載の半導体装置において、前記基板のいずれか1つの角部に切り欠き部が形成され、前記2つのインタフェースチップは、前記第1もしくは第2のメモリチップと、前記切り欠き部とつながる前記基板の端部との間に配置されていることを特徴とする半導体装置。
- 請求項17記載の半導体装置において、前記第1及び第2のメモリチップのうち、樹脂モールド用のゲート部寄りに配置されたメモリチップにおいて、このメモリチップと接続する複数のワイヤは、前記ゲート部と反対側に配置されていることを特徴とする半導体装置。
- 請求項17記載の半導体装置において、前記第1及び第2のメモリチップのうち、前記複数の外部端子寄りに配置されたメモリチップにおいて、このメモリチップと前記外部端子とを電気的に接続する複数のスルーホールは、前記外部端子と反対側に形成されていることを特徴とする半導体装置。
- 配線基板上に形成された第1電極および第2電極と、
前記配線基板上に配置された第1半導体チップと、
前記第1半導体チップに形成された複数の第1端子と、
前記第1半導体チップ上に配置された第2半導体チップと、
前記第2半導体チップに形成された複数の第2端子と、
前記第1電極と前記第1端子とを接続する第1ワイヤと、
前記第1端子と前記第2端子とを接続する第2ワイヤと、
前記第2ワイヤと接続された第2端子とは別の第2端子と前記第2電極とを接続する第3ワイヤであって、前記第1ワイヤまたは前記第2ワイヤと交差する第3ワイヤと、
を備えることを特徴とする半導体装置。 - 請求項21記載の半導体装置において、
前記第3ワイヤは、前記前記第1ワイヤおよび前記第2ワイヤと接触していないことを特徴とする半導体装置。 - 請求項21記載の半導体装置において、
前記第1および第2電極の形状は短辺と長辺を有する四角形であり、
前記第1ワイヤが前記四角形の第1電極と接続されている領域は、前記第1電極の領域のうち、前記第1半導体チップに近づく方向の領域であり、
前記第3ワイヤが前記四角形の第2電極と接続されている領域は、前記第2電極の領域のうち、前記第1半導体チップから離れる方向の領域であることを特徴とする半導体装置。 - 請求項21記載の半導体装置において、
前記第2電極は前記第1電極よりも前記半導体チップから離れる方向に配置されていることを特徴とする半導体装置。 - 請求項21記載の半導体装置において、
前記第2ワイヤは、前記第1端子上に接続された第1ワイヤ上に接続されていることを特徴とする半導体装置。 - 請求項21記載の半導体装置において、
前記第3ワイヤの太さは前記第1および第2ワイヤの太さよりも太いことを特徴とする半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005201914A JP2007019415A (ja) | 2005-07-11 | 2005-07-11 | 半導体装置およびその製造方法 |
US11/482,854 US7981788B2 (en) | 2005-07-11 | 2006-07-10 | Semiconductor device and a manufacturing method of the same |
US13/179,468 US8530278B2 (en) | 2005-07-11 | 2011-07-08 | Semiconductor device and a manufacturing method of the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005201914A JP2007019415A (ja) | 2005-07-11 | 2005-07-11 | 半導体装置およびその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011197574A Division JP2011244022A (ja) | 2011-09-09 | 2011-09-09 | 半導体装置の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2007019415A true JP2007019415A (ja) | 2007-01-25 |
Family
ID=37741853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005201914A Pending JP2007019415A (ja) | 2005-07-11 | 2005-07-11 | 半導体装置およびその製造方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7981788B2 (ja) |
JP (1) | JP2007019415A (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008192971A (ja) * | 2007-02-07 | 2008-08-21 | Renesas Technology Corp | 半導体装置 |
JP2011142264A (ja) * | 2010-01-08 | 2011-07-21 | Renesas Electronics Corp | 半導体装置の製造方法 |
JP2013219385A (ja) * | 2013-06-21 | 2013-10-24 | Renesas Electronics Corp | 半導体装置 |
JP2014049501A (ja) * | 2012-08-29 | 2014-03-17 | Renesas Electronics Corp | 半導体装置の製造方法 |
JP2014187221A (ja) * | 2013-03-25 | 2014-10-02 | Toshiba Corp | 半導体装置とその製造方法 |
US8912540B2 (en) | 2008-03-31 | 2014-12-16 | Renesas Electronics Corporations | Semiconductor device |
JP2015146393A (ja) * | 2014-02-03 | 2015-08-13 | カルソニックカンセイ株式会社 | 超音波ウェッジボンディング構造 |
JP2017050450A (ja) * | 2015-09-03 | 2017-03-09 | 株式会社東芝 | 半導体装置 |
KR101773218B1 (ko) | 2010-02-08 | 2017-08-31 | 샌디스크 테크놀로지스 엘엘씨 | 멀티-다이 패키지 내에서 규칙-기반의 반도체 다이 적층 및 본딩 |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007019415A (ja) * | 2005-07-11 | 2007-01-25 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP5390064B2 (ja) * | 2006-08-30 | 2014-01-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8004071B2 (en) * | 2007-12-27 | 2011-08-23 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
JP5072584B2 (ja) * | 2007-12-27 | 2012-11-14 | パナソニック株式会社 | 積層実装構造体 |
JP5193837B2 (ja) * | 2008-03-21 | 2013-05-08 | 株式会社東芝 | 半導体メモリカード |
JP2010021449A (ja) * | 2008-07-11 | 2010-01-28 | Toshiba Corp | 半導体装置 |
TWI409933B (zh) * | 2010-06-15 | 2013-09-21 | Powertech Technology Inc | 晶片堆疊封裝結構及其製法 |
KR101917331B1 (ko) * | 2012-02-08 | 2018-11-13 | 삼성전자주식회사 | 반도체 패키지 및 이를 제조하는 방법 |
KR102084553B1 (ko) | 2013-01-03 | 2020-03-04 | 삼성전자주식회사 | 메모리 시스템 |
USD759022S1 (en) * | 2013-03-13 | 2016-06-14 | Nagrastar Llc | Smart card interface |
USD758372S1 (en) * | 2013-03-13 | 2016-06-07 | Nagrastar Llc | Smart card interface |
KR102247916B1 (ko) * | 2014-01-16 | 2021-05-04 | 삼성전자주식회사 | 계단식 적층 구조를 갖는 반도체 패키지 |
USD730908S1 (en) * | 2014-05-02 | 2015-06-02 | Samsung Electronics Co., Ltd. | Memory card |
USD730910S1 (en) * | 2014-05-02 | 2015-06-02 | Samsung Electronics Co., Ltd. | Memory card |
USD730907S1 (en) * | 2014-05-02 | 2015-06-02 | Samsung Electronics Co., Ltd. | Memory card |
USD730909S1 (en) * | 2014-06-27 | 2015-06-02 | Samsung Electronics Co., Ltd. | Memory card |
USD727912S1 (en) * | 2014-06-27 | 2015-04-28 | Samsung Electronics Co., Ltd. | Memory card |
USD729251S1 (en) * | 2014-06-27 | 2015-05-12 | Samsung Electronics Co., Ltd. | Memory card |
USD727913S1 (en) * | 2014-06-27 | 2015-04-28 | Samsung Electronics Co., Ltd. | Memory card |
USD727911S1 (en) * | 2014-06-27 | 2015-04-28 | Samsung Electronics Co., Ltd. | Memory card |
USD736214S1 (en) * | 2014-07-01 | 2015-08-11 | Samsung Electronics Co., Ltd. | Memory card |
USD736212S1 (en) * | 2014-07-01 | 2015-08-11 | Samsung Electronics Co., Ltd. | Memory card |
USD736215S1 (en) * | 2014-07-01 | 2015-08-11 | Samsung Electronics Co., Ltd. | Memory card |
USD727910S1 (en) * | 2014-07-02 | 2015-04-28 | Samsung Electronics Co., Ltd. | Memory card |
USD864968S1 (en) | 2015-04-30 | 2019-10-29 | Echostar Technologies L.L.C. | Smart card interface |
USD798868S1 (en) * | 2015-08-20 | 2017-10-03 | Isaac S. Daniel | Combined subscriber identification module and storage card |
USD783621S1 (en) * | 2015-08-25 | 2017-04-11 | Samsung Electronics Co., Ltd. | Memory card |
USD783622S1 (en) * | 2015-08-25 | 2017-04-11 | Samsung Electronics Co., Ltd. | Memory card |
JP6761180B2 (ja) * | 2016-12-28 | 2020-09-23 | 株式会社バッファロー | 半導体装置 |
US10971478B2 (en) | 2016-12-30 | 2021-04-06 | Intel Corporation | Interposer design in package structures for wire bonding applications |
KR20210016060A (ko) * | 2018-06-29 | 2021-02-10 | 쿨리케 앤드 소파 인더스트리즈, 인코포레이티드 | 와이어 본딩 기계 상의 본딩 위치와 본딩 와이어 사이의 본딩을 검출하는 방법 |
CN110828324A (zh) * | 2019-10-31 | 2020-02-21 | 格物感知(深圳)科技有限公司 | 一种小焊接点芯片的连续打铝线方法和小焊接点芯片连接结构 |
KR20210090521A (ko) * | 2020-01-10 | 2021-07-20 | 에스케이하이닉스 주식회사 | 본딩 와이어 분지 구조를 포함한 반도체 패키지 |
JP7324155B2 (ja) * | 2020-01-27 | 2023-08-09 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6473733A (en) * | 1987-09-16 | 1989-03-20 | Nec Corp | Ic package |
JPH04199566A (ja) * | 1990-11-28 | 1992-07-20 | Mitsubishi Electric Corp | 半導体集積回路 |
JPH04302164A (ja) * | 1991-03-29 | 1992-10-26 | Fujitsu Ltd | 半導体装置 |
JPH11204720A (ja) * | 1998-01-14 | 1999-07-30 | Sharp Corp | 半導体装置及びその製造方法 |
JP2002110898A (ja) * | 2000-09-28 | 2002-04-12 | Oki Electric Ind Co Ltd | 半導体装置 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0817221B2 (ja) * | 1990-11-13 | 1996-02-21 | 株式会社東芝 | 半導体装置及び半導体ウェーハの実装方法 |
JP3919213B2 (ja) * | 1993-09-30 | 2007-05-23 | マクロニクス インターナショナル カンパニイ リミテッド | 不揮発性状態書込みを備えた自動テスト回路 |
JP3333413B2 (ja) * | 1996-12-27 | 2002-10-15 | 株式会社新川 | ワイヤボンディング方法 |
JP3662461B2 (ja) | 1999-02-17 | 2005-06-22 | シャープ株式会社 | 半導体装置、およびその製造方法 |
JP3765952B2 (ja) * | 1999-10-19 | 2006-04-12 | 富士通株式会社 | 半導体装置 |
JP3822768B2 (ja) * | 1999-12-03 | 2006-09-20 | 株式会社ルネサステクノロジ | Icカードの製造方法 |
JP3955712B2 (ja) * | 2000-03-03 | 2007-08-08 | 株式会社ルネサステクノロジ | 半導体装置 |
US6378759B1 (en) * | 2000-07-18 | 2002-04-30 | Chartered Semiconductor Manufacturing Ltd. | Method of application of conductive cap-layer in flip-chip, COB, and micro metal bonding |
JP3584930B2 (ja) | 2002-02-19 | 2004-11-04 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
JP3573133B2 (ja) * | 2002-02-19 | 2004-10-06 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
JP3685779B2 (ja) | 2002-08-27 | 2005-08-24 | 株式会社新川 | ワイヤボンディング方法、ワイヤボンディング装置及びワイヤボンディングプログラム |
JP2004207292A (ja) | 2002-12-24 | 2004-07-22 | Seiko Epson Corp | ワイヤボンディング方法、半導体装置及びその製造方法、回路基板並びに電子機器 |
KR100498488B1 (ko) | 2003-02-20 | 2005-07-01 | 삼성전자주식회사 | 적층형 반도체 패키지 및 그 제조방법 |
JP2007019415A (ja) * | 2005-07-11 | 2007-01-25 | Renesas Technology Corp | 半導体装置およびその製造方法 |
-
2005
- 2005-07-11 JP JP2005201914A patent/JP2007019415A/ja active Pending
-
2006
- 2006-07-10 US US11/482,854 patent/US7981788B2/en active Active
-
2011
- 2011-07-08 US US13/179,468 patent/US8530278B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6473733A (en) * | 1987-09-16 | 1989-03-20 | Nec Corp | Ic package |
JPH04199566A (ja) * | 1990-11-28 | 1992-07-20 | Mitsubishi Electric Corp | 半導体集積回路 |
JPH04302164A (ja) * | 1991-03-29 | 1992-10-26 | Fujitsu Ltd | 半導体装置 |
JPH11204720A (ja) * | 1998-01-14 | 1999-07-30 | Sharp Corp | 半導体装置及びその製造方法 |
JP2002110898A (ja) * | 2000-09-28 | 2002-04-12 | Oki Electric Ind Co Ltd | 半導体装置 |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008192971A (ja) * | 2007-02-07 | 2008-08-21 | Renesas Technology Corp | 半導体装置 |
US9646901B2 (en) | 2008-03-31 | 2017-05-09 | Renesas Electronics Corporation | Semiconductor device with bond pad wiring lead-out arrangement avoiding bond pad probe mark area |
US9911673B2 (en) | 2008-03-31 | 2018-03-06 | Renesas Electronics Corporation | Semiconductor device with bond pad wiring lead-out arrangement avoiding bond pad probe mark area |
US10566255B2 (en) | 2008-03-31 | 2020-02-18 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US10134648B2 (en) | 2008-03-31 | 2018-11-20 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
US9165845B2 (en) | 2008-03-31 | 2015-10-20 | Renesas Electronics Corporation | Semiconductor device |
US8912540B2 (en) | 2008-03-31 | 2014-12-16 | Renesas Electronics Corporations | Semiconductor device |
US9397072B2 (en) | 2010-01-08 | 2016-07-19 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
JP2011142264A (ja) * | 2010-01-08 | 2011-07-21 | Renesas Electronics Corp | 半導体装置の製造方法 |
US8796074B2 (en) | 2010-01-08 | 2014-08-05 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US9177936B2 (en) | 2010-01-08 | 2015-11-03 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
KR101773218B1 (ko) | 2010-02-08 | 2017-08-31 | 샌디스크 테크놀로지스 엘엘씨 | 멀티-다이 패키지 내에서 규칙-기반의 반도체 다이 적층 및 본딩 |
JP2014049501A (ja) * | 2012-08-29 | 2014-03-17 | Renesas Electronics Corp | 半導体装置の製造方法 |
JP2014187221A (ja) * | 2013-03-25 | 2014-10-02 | Toshiba Corp | 半導体装置とその製造方法 |
JP2013219385A (ja) * | 2013-06-21 | 2013-10-24 | Renesas Electronics Corp | 半導体装置 |
JP2015146393A (ja) * | 2014-02-03 | 2015-08-13 | カルソニックカンセイ株式会社 | 超音波ウェッジボンディング構造 |
JP2017050450A (ja) * | 2015-09-03 | 2017-03-09 | 株式会社東芝 | 半導体装置 |
US10262962B2 (en) | 2015-09-03 | 2019-04-16 | Toshiba Memory Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US7981788B2 (en) | 2011-07-19 |
US20070035002A1 (en) | 2007-02-15 |
US20110269268A1 (en) | 2011-11-03 |
US8530278B2 (en) | 2013-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2007019415A (ja) | 半導体装置およびその製造方法 | |
CN202205748U (zh) | 半导体存储装置 | |
US8754534B2 (en) | Semiconductor device | |
US7855446B2 (en) | Semiconductor memory device and semiconductor memory card | |
US20020158325A1 (en) | Semiconductor device and manufacturing method thereof | |
JP2007134486A (ja) | 積層型半導体装置及びその製造方法 | |
US20100187690A1 (en) | Semiconductor device | |
CN102315225A (zh) | 半导体存储装置及其制造方法 | |
US20110210432A1 (en) | Semiconductor device and method of manufacturing the same | |
US20080023816A1 (en) | Semiconductor package | |
JP2009111062A (ja) | 半導体装置及びその製造方法 | |
US20070228542A1 (en) | Stacked integrated circuit | |
JP2011244022A (ja) | 半導体装置の製造方法 | |
TWI710078B (zh) | 導線貫穿模具連接之設備及方法 | |
JP2001358285A (ja) | 樹脂封止型半導体装置 | |
JP5205173B2 (ja) | 半導体装置及びその製造方法 | |
JP3172473B2 (ja) | 半導体装置 | |
US8618664B2 (en) | Semiconductor package and method for packaging the same | |
JP4476247B2 (ja) | 半導体装置の製造方法 | |
CN103928416B (zh) | 具有无源器件的半导体封装件及其堆叠方法 | |
KR20140115017A (ko) | 뒤틀림 방지 및 전력 파워 안정 기능을 하는 금속배선 구조를 갖는 반도체 패키지 및 제조방법 | |
CN112713130A (zh) | 半导体封装 | |
JPH11274397A (ja) | 半導体装置 | |
KR20010019421A (ko) | 웨지 본딩법을 이용한 적층 칩 패키지의 제조 방법 | |
CN104752413A (zh) | 半导体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080704 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100514 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100525 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100528 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100723 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100810 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101012 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110614 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110909 |