JP5385682B2 - 電子部品の実装構造 - Google Patents

電子部品の実装構造 Download PDF

Info

Publication number
JP5385682B2
JP5385682B2 JP2009120634A JP2009120634A JP5385682B2 JP 5385682 B2 JP5385682 B2 JP 5385682B2 JP 2009120634 A JP2009120634 A JP 2009120634A JP 2009120634 A JP2009120634 A JP 2009120634A JP 5385682 B2 JP5385682 B2 JP 5385682B2
Authority
JP
Japan
Prior art keywords
substrate
electronic component
pads
chip
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009120634A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010272562A5 (https=
JP2010272562A (ja
Inventor
壮 小林
道夫 堀内
幸男 清水
安衛 徳武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2009120634A priority Critical patent/JP5385682B2/ja
Priority to US12/777,605 priority patent/US8304664B2/en
Publication of JP2010272562A publication Critical patent/JP2010272562A/ja
Publication of JP2010272562A5 publication Critical patent/JP2010272562A5/ja
Application granted granted Critical
Publication of JP5385682B2 publication Critical patent/JP5385682B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/325Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by abutting or pinching; Mechanical auxiliary parts therefor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63Vias, e.g. via plugs
    • H10W70/635Through-vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09945Universal aspects, e.g. universal inner layers or via grid, or anisotropic interposer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/303Assembling printed circuits with electric components, e.g. with resistors with surface mounted components
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241Dispositions, e.g. layouts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251Materials
    • H10W72/252Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/321Structures or relative sizes of die-attach connectors
    • H10W72/325Die-attach connectors having a filler embedded in a matrix
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/352Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/353Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/353Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/921Structures or relative sizes of bond pads
    • H10W72/923Bond pads having multiple stacked layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/941Dispositions of bond pads
    • H10W72/9415Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/951Materials of bond pads
    • H10W72/952Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/401Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Metallurgy (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Wire Bonding (AREA)
JP2009120634A 2009-05-19 2009-05-19 電子部品の実装構造 Expired - Fee Related JP5385682B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009120634A JP5385682B2 (ja) 2009-05-19 2009-05-19 電子部品の実装構造
US12/777,605 US8304664B2 (en) 2009-05-19 2010-05-11 Electronic component mounted structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009120634A JP5385682B2 (ja) 2009-05-19 2009-05-19 電子部品の実装構造

Publications (3)

Publication Number Publication Date
JP2010272562A JP2010272562A (ja) 2010-12-02
JP2010272562A5 JP2010272562A5 (https=) 2012-03-29
JP5385682B2 true JP5385682B2 (ja) 2014-01-08

Family

ID=43123818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009120634A Expired - Fee Related JP5385682B2 (ja) 2009-05-19 2009-05-19 電子部品の実装構造

Country Status (2)

Country Link
US (1) US8304664B2 (https=)
JP (1) JP5385682B2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021057571A (ja) * 2019-09-26 2021-04-08 インテル コーポレイション 混合ハイブリッド結合構造及びその形成方法

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5436963B2 (ja) * 2009-07-21 2014-03-05 新光電気工業株式会社 配線基板及び半導体装置
US8643154B2 (en) * 2011-01-31 2014-02-04 Ibiden Co., Ltd. Semiconductor mounting device having multiple substrates connected via bumps
TWI447864B (zh) * 2011-06-09 2014-08-01 欣興電子股份有限公司 封裝基板及其製法
JP2013045804A (ja) * 2011-08-22 2013-03-04 Shinko Electric Ind Co Ltd 基材
JP5864954B2 (ja) * 2011-08-26 2016-02-17 新光電気工業株式会社 基材
KR20130030935A (ko) * 2011-09-20 2013-03-28 에스케이하이닉스 주식회사 반도체 장치
US8901435B2 (en) 2012-08-14 2014-12-02 Bridge Semiconductor Corporation Hybrid wiring board with built-in stopper, interposer and build-up circuitry
JP6282425B2 (ja) 2012-10-29 2018-02-21 新光電気工業株式会社 配線基板の製造方法
TWI495074B (zh) * 2012-11-30 2015-08-01 財團法人工業技術研究院 減能結構
JP5531122B1 (ja) * 2013-01-25 2014-06-25 株式会社野田スクリーン 半導体装置
US9226396B2 (en) * 2013-03-12 2015-12-29 Invensas Corporation Porous alumina templates for electronic packages
JP6082284B2 (ja) * 2013-03-14 2017-02-15 新光電気工業株式会社 配線基板及びその製造方法
JP6279873B2 (ja) * 2013-10-11 2018-02-14 日本特殊陶業株式会社 セラミック配線基板
TWI560815B (en) * 2014-05-09 2016-12-01 Siliconware Precision Industries Co Ltd Semiconductor packages, methods for fabricating the same and carrier structures
JP6369560B2 (ja) * 2015-04-17 2018-08-08 株式会社村田製作所 セラミック配線基板およびセラミック配線基板の製造方法
JP6972523B2 (ja) * 2016-09-13 2021-11-24 セイコーエプソン株式会社 電子機器
JP6903981B2 (ja) * 2017-03-23 2021-07-14 セイコーエプソン株式会社 検出装置
WO2020122014A1 (ja) * 2018-12-10 2020-06-18 凸版印刷株式会社 半導体装置用配線基板とその製造方法、及び半導体装置
US11483937B2 (en) * 2018-12-28 2022-10-25 X Display Company Technology Limited Methods of making printed structures
US10980127B2 (en) * 2019-03-06 2021-04-13 Ttm Technologies Inc. Methods for fabricating printed circuit board assemblies with high density via array
JP7451880B2 (ja) * 2019-05-20 2024-03-19 Toppanホールディングス株式会社 半導体パッケージおよび製造方法
US10833050B1 (en) * 2019-05-22 2020-11-10 Lenovo (Singapore) Pte. Ltd. Interposer, electronic substrate, and method for producing electronic substrate
KR102608888B1 (ko) * 2019-06-04 2023-12-01 (주)포인트엔지니어링 전기접속용 양극산화막 및 광소자 디스플레이 및 광소자 디스플레이 제조 방법
CN111785653B (zh) * 2020-07-03 2025-09-16 珠海探宇芯科技有限公司 一种三维立体封装芯片的测试模组
WO2022176563A1 (ja) * 2021-02-19 2022-08-25 ソニーセミコンダクタソリューションズ株式会社 電子機器
US12308346B2 (en) * 2021-06-17 2025-05-20 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor die with tapered sidewall in package
WO2023179845A1 (en) * 2022-03-22 2023-09-28 Huawei Digital Power Technologies Co., Ltd. Semiconductor power entity and method for producing such entity by hybrid bonding

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58141595A (ja) 1982-02-17 1983-08-22 アルプス電気株式会社 回路板の形成方法
JPS58137915A (ja) 1982-02-09 1983-08-16 アルプス電気株式会社 回路板の形成方法
US4463084A (en) 1982-02-09 1984-07-31 Alps Electric Co., Ltd. Method of fabricating a circuit board and circuit board provided thereby
JPH0628121B2 (ja) * 1986-04-03 1994-04-13 富士ゼロックス株式会社 異方導電フイルム
JPH0487213A (ja) * 1990-07-27 1992-03-19 Ricoh Co Ltd 異方性導電膜およびその製造方法
JPH04296036A (ja) * 1991-03-26 1992-10-20 Ricoh Co Ltd 電気回路装置
JP3436170B2 (ja) * 1999-02-16 2003-08-11 日本電気株式会社 異方性導電フィルム、これを用いた半導体装置及びその製造方法
JP2001144511A (ja) * 1999-11-17 2001-05-25 Mitsubishi Electric Corp 平面型導波路の接続用変換器
JP3287346B2 (ja) 1999-11-29 2002-06-04 カシオ計算機株式会社 半導体装置
JP2002151551A (ja) 2000-11-10 2002-05-24 Hitachi Ltd フリップチップ実装構造、その実装構造を有する半導体装置及び実装方法
JP2002261455A (ja) * 2001-02-27 2002-09-13 Kyocera Corp 多層配線基板およびこれを用いた電子装置
WO2003099720A1 (en) 2002-05-24 2003-12-04 Mitsubishi Gas Chemical Company, Inc. Crystalline silicoaluminophosphate salt molecular sieve having octaoxygen-membered ring pore, process for producing the same and process for producing methylamine with the molecular sieve as catalyst
JP2004273480A (ja) 2003-03-05 2004-09-30 Sony Corp 配線基板およびその製造方法および半導体装置
JP4296036B2 (ja) 2003-05-21 2009-07-15 英雄 早川 液体の交流電気分解方法及びその装置
TWI255466B (en) * 2004-10-08 2006-05-21 Ind Tech Res Inst Polymer-matrix conductive film and method for fabricating the same
US7925900B2 (en) * 2007-01-26 2011-04-12 Microsoft Corporation I/O co-processor coupled hybrid computing device
EP1976007B1 (en) 2007-03-27 2017-11-29 Fujifilm Corporation Method of manufacture of anisotropically conductive member
JP5043621B2 (ja) * 2007-03-27 2012-10-10 富士フイルム株式会社 異方導電性部材およびその製造方法
JP5344667B2 (ja) 2007-12-18 2013-11-20 太陽誘電株式会社 回路基板およびその製造方法並びに回路モジュール

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021057571A (ja) * 2019-09-26 2021-04-08 インテル コーポレイション 混合ハイブリッド結合構造及びその形成方法

Also Published As

Publication number Publication date
US8304664B2 (en) 2012-11-06
US20100294552A1 (en) 2010-11-25
JP2010272562A (ja) 2010-12-02

Similar Documents

Publication Publication Date Title
JP5385682B2 (ja) 電子部品の実装構造
JP5026400B2 (ja) 配線基板及びその製造方法
JP5221315B2 (ja) 配線基板及びその製造方法
JP3879816B2 (ja) 半導体装置及びその製造方法、積層型半導体装置、回路基板並びに電子機器
US6828669B2 (en) Interconnection substrate having metal columns covered by a resin film, and manufacturing method thereof
JP5113114B2 (ja) 配線基板の製造方法及び配線基板
JP4950693B2 (ja) 電子部品内蔵型配線基板及びその実装部品
JP2003031719A (ja) 半導体パッケージ及びその製造方法並びに半導体装置
US9935053B2 (en) Electronic component integrated substrate
CN107112297A (zh) 配线电路基板、半导体装置、配线电路基板的制造方法、半导体装置的制造方法
JP2011501410A (ja) 頑健な多層配線要素および埋設された超小型電子素子とのアセンブリ
JP5948795B2 (ja) 半導体装置の製造方法
JP5249132B2 (ja) 配線基板
JP5406572B2 (ja) 電子部品内蔵配線基板及びその製造方法
JP2011054805A (ja) 半導体装置、及び半導体装置の製造方法
JP7351107B2 (ja) 配線基板及び配線基板の製造方法
US8062927B2 (en) Wiring board and method of manufacturing the same, and electronic component device using the wiring board and method of manufacturing the same
JP4835629B2 (ja) 半導体装置の製造方法
JP2008192878A (ja) 多層配線基板及びその製造方法
JP4599121B2 (ja) 電気中継板
JP5315447B2 (ja) 配線基板及びその製造方法
JP3589928B2 (ja) 半導体装置
JP2008218521A (ja) 回路装置およびその製造方法
JP4429435B2 (ja) バンプ付き二層回路テープキャリアおよびその製造方法
CN107770946A (zh) 印刷布线板及其制造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120214

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120807

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120814

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121012

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121210

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130924

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131004

R150 Certificate of patent or registration of utility model

Ref document number: 5385682

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees