JP3699946B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP3699946B2 JP3699946B2 JP2002216807A JP2002216807A JP3699946B2 JP 3699946 B2 JP3699946 B2 JP 3699946B2 JP 2002216807 A JP2002216807 A JP 2002216807A JP 2002216807 A JP2002216807 A JP 2002216807A JP 3699946 B2 JP3699946 B2 JP 3699946B2
- Authority
- JP
- Japan
- Prior art keywords
- annealing
- gate electrode
- impurity
- heat treatment
- flash lamp
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
- H01L21/2686—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation using incoherent radiation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Optics & Photonics (AREA)
- Electromagnetism (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002216807A JP3699946B2 (ja) | 2002-07-25 | 2002-07-25 | 半導体装置の製造方法 |
| US10/263,273 US6770519B2 (en) | 2002-07-25 | 2002-10-03 | Semiconductor manufacturing method using two-stage annealing |
| TW092119564A TWI225712B (en) | 2002-07-25 | 2003-07-17 | Semiconductor manufacturing method and annealing device |
| CNB031460852A CN1244955C (zh) | 2002-07-25 | 2003-07-21 | 半导体器件的制造方法和退火装置 |
| KR10-2003-0050918A KR100535847B1 (ko) | 2002-07-25 | 2003-07-24 | 반도체 장치의 제조 방법 및 어닐링 장치 |
| US10/867,766 US7300832B2 (en) | 2002-07-25 | 2004-06-16 | Semiconductor manufacturing method using two-stage annealing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002216807A JP3699946B2 (ja) | 2002-07-25 | 2002-07-25 | 半導体装置の製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005120238A Division JP4372041B2 (ja) | 2005-04-18 | 2005-04-18 | 半導体装置の製造方法およびアニール装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004063574A JP2004063574A (ja) | 2004-02-26 |
| JP2004063574A5 JP2004063574A5 (enExample) | 2004-12-16 |
| JP3699946B2 true JP3699946B2 (ja) | 2005-09-28 |
Family
ID=30437651
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002216807A Expired - Lifetime JP3699946B2 (ja) | 2002-07-25 | 2002-07-25 | 半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US6770519B2 (enExample) |
| JP (1) | JP3699946B2 (enExample) |
| KR (1) | KR100535847B1 (enExample) |
| CN (1) | CN1244955C (enExample) |
| TW (1) | TWI225712B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8017528B2 (en) | 2008-02-06 | 2011-09-13 | Panasonic Corporation | Impurity-activating thermal process method and thermal process apparatus |
Families Citing this family (52)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7255899B2 (en) * | 2001-11-12 | 2007-08-14 | Dainippon Screen Mfg. Co., Ltd. | Heat treatment apparatus and heat treatment method of substrate |
| JP4063050B2 (ja) * | 2002-10-31 | 2008-03-19 | 豊田合成株式会社 | p型III族窒化物系化合物半導体の電極およびその製造方法 |
| JP4258631B2 (ja) * | 2002-12-03 | 2009-04-30 | 信越化学工業株式会社 | フォトマスクブランク及びフォトマスクの製造方法 |
| JP4733912B2 (ja) | 2003-04-03 | 2011-07-27 | 株式会社東芝 | 半導体装置の製造方法 |
| JP2004356431A (ja) * | 2003-05-29 | 2004-12-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2005142344A (ja) * | 2003-11-06 | 2005-06-02 | Toshiba Corp | 半導体装置の製造方法および半導体製造装置 |
| JP4342429B2 (ja) * | 2004-02-09 | 2009-10-14 | 株式会社東芝 | 半導体装置の製造方法 |
| US7078302B2 (en) * | 2004-02-23 | 2006-07-18 | Applied Materials, Inc. | Gate electrode dopant activation method for semiconductor manufacturing including a laser anneal |
| US7501332B2 (en) * | 2004-04-05 | 2009-03-10 | Kabushiki Kaisha Toshiba | Doping method and manufacturing method for a semiconductor device |
| JP4594664B2 (ja) | 2004-07-07 | 2010-12-08 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| KR100629266B1 (ko) | 2004-08-09 | 2006-09-29 | 삼성전자주식회사 | 샐리사이드 공정 및 이를 사용한 반도체 소자의 제조방법 |
| JP2006060156A (ja) * | 2004-08-24 | 2006-03-02 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| US20060068556A1 (en) * | 2004-09-27 | 2006-03-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
| JP4795759B2 (ja) * | 2005-03-03 | 2011-10-19 | ルネサスエレクトロニクス株式会社 | 電界効果型トランジスタの製造方法 |
| US7259075B2 (en) | 2005-03-03 | 2007-08-21 | Nec Electronics Corporation | Method for manufacturing field effect transistor |
| JP2006245338A (ja) * | 2005-03-03 | 2006-09-14 | Nec Electronics Corp | 電界効果型トランジスタの製造方法 |
| JP4825459B2 (ja) * | 2005-06-28 | 2011-11-30 | 株式会社東芝 | 熱処理装置、熱処理方法及び半導体装置の製造方法 |
| JP2007035984A (ja) * | 2005-07-28 | 2007-02-08 | Dainippon Screen Mfg Co Ltd | 熱処理装置および熱処理方法 |
| WO2007035660A1 (en) * | 2005-09-20 | 2007-03-29 | Applied Materials, Inc. | Method to form a device on a soi substrate |
| US20070072382A1 (en) * | 2005-09-28 | 2007-03-29 | Fujitsu Limited | Method of manufacturing semiconductor device |
| JP5135743B2 (ja) * | 2005-09-28 | 2013-02-06 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| KR100720484B1 (ko) * | 2005-12-16 | 2007-05-22 | 동부일렉트로닉스 주식회사 | 반도체 소자의 구조 및 그 제조 방법 |
| US20070145495A1 (en) * | 2005-12-27 | 2007-06-28 | Intel Corporation | Method of fabricating a MOSFET transistor having an anti-halo for modifying narrow width device performance |
| JP2007220755A (ja) | 2006-02-14 | 2007-08-30 | Toshiba Corp | 半導体装置及びその製造方法 |
| US7795122B2 (en) * | 2006-03-20 | 2010-09-14 | Texas Instruments Incorporated | Antimony ion implantation for semiconductor components |
| US7981212B2 (en) * | 2006-03-29 | 2011-07-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Flash lamp annealing device |
| JP2008108891A (ja) | 2006-10-25 | 2008-05-08 | Toshiba Corp | 半導体装置の製造方法 |
| US7629275B2 (en) * | 2007-01-25 | 2009-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-time flash anneal process |
| US20080268660A1 (en) * | 2007-04-25 | 2008-10-30 | Takaharu Itani | Method of manufacturing semiconductor device |
| JP2009188210A (ja) * | 2008-02-06 | 2009-08-20 | Panasonic Corp | 不純物活性化熱処理方法及び熱処理装置 |
| JP5401803B2 (ja) * | 2008-02-22 | 2014-01-29 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| JP2010021525A (ja) | 2008-06-13 | 2010-01-28 | Toshiba Corp | 半導体装置の製造方法 |
| CN101740391B (zh) * | 2008-11-17 | 2011-08-17 | 中芯国际集成电路制造(上海)有限公司 | Nmos晶体管的制作方法 |
| JP2010141103A (ja) * | 2008-12-11 | 2010-06-24 | Toshiba Corp | 半導体装置の製造方法および熱処理装置 |
| US10060180B2 (en) | 2010-01-16 | 2018-08-28 | Cardinal Cg Company | Flash-treated indium tin oxide coatings, production methods, and insulating glass unit transparent conductive coating technology |
| US10000965B2 (en) | 2010-01-16 | 2018-06-19 | Cardinal Cg Company | Insulating glass unit transparent conductive coating technology |
| US10000411B2 (en) | 2010-01-16 | 2018-06-19 | Cardinal Cg Company | Insulating glass unit transparent conductivity and low emissivity coating technology |
| CN102741982B (zh) * | 2010-02-04 | 2015-07-15 | 富士电机株式会社 | 用于制造半导体器件的方法 |
| US8466018B2 (en) * | 2011-07-26 | 2013-06-18 | Globalfoundries Inc. | Methods of forming a PMOS device with in situ doped epitaxial source/drain regions |
| CN103915388B (zh) * | 2013-01-08 | 2016-05-25 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构的形成方法 |
| CN103094216A (zh) * | 2013-01-11 | 2013-05-08 | 无锡华润上华科技有限公司 | 一种nor闪存器件的退火工艺及nor闪存器件 |
| JP6087874B2 (ja) * | 2014-08-11 | 2017-03-01 | 株式会社Screenホールディングス | 熱処理方法および熱処理装置 |
| JP6598630B2 (ja) * | 2015-10-22 | 2019-10-30 | 株式会社Screenホールディングス | 熱処理方法 |
| JP6839939B2 (ja) * | 2016-07-26 | 2021-03-10 | 株式会社Screenホールディングス | 熱処理方法 |
| FR3055948B1 (fr) * | 2016-09-15 | 2018-09-07 | Valeo Vision | Procede de montage d'un composant electroluminescent matriciel sur un support |
| JP6768481B2 (ja) * | 2016-12-12 | 2020-10-14 | 株式会社Screenホールディングス | ドーパント導入方法および熱処理方法 |
| JP7038558B2 (ja) | 2018-02-05 | 2022-03-18 | 株式会社Screenホールディングス | 熱処理方法 |
| JP7032947B2 (ja) * | 2018-02-13 | 2022-03-09 | 株式会社Screenホールディングス | 熱処理方法 |
| US11028012B2 (en) | 2018-10-31 | 2021-06-08 | Cardinal Cg Company | Low solar heat gain coatings, laminated glass assemblies, and methods of producing same |
| CN111106012B (zh) * | 2019-12-20 | 2022-05-17 | 电子科技大学 | 一种实现半导体器件局域寿命控制的方法 |
| CN114242571B (zh) * | 2021-12-09 | 2025-07-04 | 全球能源互联网研究院有限公司 | 一种半导体结构的制备方法 |
| CN116190234A (zh) * | 2022-09-08 | 2023-05-30 | 华虹半导体(无锡)有限公司 | 一种多晶硅耗尽效应的改善方法 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3190653B2 (ja) | 1989-05-09 | 2001-07-23 | ソニー株式会社 | アニール方法およびアニール装置 |
| JP3518122B2 (ja) | 1996-01-12 | 2004-04-12 | ソニー株式会社 | 半導体装置の製造方法 |
| JP3516424B2 (ja) * | 1996-03-10 | 2004-04-05 | 株式会社半導体エネルギー研究所 | 薄膜半導体装置 |
| US5817536A (en) * | 1996-03-25 | 1998-10-06 | Advanced Micro Devices, Inc. | Method to optimize p-channel CMOS ICs using Qbd as a monitor of boron penetration |
| JP3336604B2 (ja) | 1996-12-13 | 2002-10-21 | ソニー株式会社 | 半導体装置の製造方法 |
| US5874344A (en) * | 1996-12-30 | 1999-02-23 | Intel Corporation | Two step source/drain anneal to prevent dopant evaporation |
| KR100231607B1 (ko) * | 1996-12-31 | 1999-11-15 | 김영환 | 반도체 소자의 초저접합 형성방법 |
| US5837572A (en) * | 1997-01-10 | 1998-11-17 | Advanced Micro Devices, Inc. | CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMOS junctions for optimizing thermal diffusivity of dopants implanted therein |
| US6569716B1 (en) * | 1997-02-24 | 2003-05-27 | Sanyo Electric Co., Ltd. | Method of manufacturing a polycrystalline silicon film and thin film transistor using lamp and laser anneal |
| JPH10256538A (ja) | 1997-03-07 | 1998-09-25 | Sony Corp | 半導体装置の製造方法 |
| US5981347A (en) * | 1997-10-14 | 1999-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple thermal annealing method for a metal oxide semiconductor field effect transistor with enhanced hot carrier effect (HCE) resistance |
| US6207591B1 (en) | 1997-11-14 | 2001-03-27 | Kabushiki Kaisha Toshiba | Method and equipment for manufacturing semiconductor device |
| US6271101B1 (en) * | 1998-07-29 | 2001-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Process for production of SOI substrate and process for production of semiconductor device |
| US6117737A (en) * | 1999-02-08 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | Reduction of a hot carrier effect by an additional furnace anneal increasing transient enhanced diffusion for devices comprised with low temperature spacers |
| US6218250B1 (en) * | 1999-06-02 | 2001-04-17 | Advanced Micro Devices, Inc. | Method and apparatus for minimizing parasitic resistance of semiconductor devices |
| JP2002141298A (ja) | 2000-11-02 | 2002-05-17 | Toshiba Corp | 半導体装置の製造方法 |
| JP2002246310A (ja) * | 2001-02-14 | 2002-08-30 | Sony Corp | 半導体薄膜の形成方法及び半導体装置の製造方法、これらの方法の実施に使用する装置、並びに電気光学装置 |
| US6642122B1 (en) * | 2002-09-26 | 2003-11-04 | Advanced Micro Devices, Inc. | Dual laser anneal for graded halo profile |
| JP2004356431A (ja) * | 2003-05-29 | 2004-12-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
-
2002
- 2002-07-25 JP JP2002216807A patent/JP3699946B2/ja not_active Expired - Lifetime
- 2002-10-03 US US10/263,273 patent/US6770519B2/en not_active Expired - Lifetime
-
2003
- 2003-07-17 TW TW092119564A patent/TWI225712B/zh not_active IP Right Cessation
- 2003-07-21 CN CNB031460852A patent/CN1244955C/zh not_active Expired - Lifetime
- 2003-07-24 KR KR10-2003-0050918A patent/KR100535847B1/ko not_active Expired - Lifetime
-
2004
- 2004-06-16 US US10/867,766 patent/US7300832B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8017528B2 (en) | 2008-02-06 | 2011-09-13 | Panasonic Corporation | Impurity-activating thermal process method and thermal process apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| US20040248351A1 (en) | 2004-12-09 |
| CN1472780A (zh) | 2004-02-04 |
| KR20040010366A (ko) | 2004-01-31 |
| US6770519B2 (en) | 2004-08-03 |
| US20040018702A1 (en) | 2004-01-29 |
| JP2004063574A (ja) | 2004-02-26 |
| US7300832B2 (en) | 2007-11-27 |
| CN1244955C (zh) | 2006-03-08 |
| TWI225712B (en) | 2004-12-21 |
| KR100535847B1 (ko) | 2005-12-12 |
| TW200405572A (en) | 2004-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3699946B2 (ja) | 半導体装置の製造方法 | |
| JP3746246B2 (ja) | 半導体装置の製造方法 | |
| JP3906005B2 (ja) | 半導体装置の製造方法 | |
| CN100353497C (zh) | 半导体器件的制造方法 | |
| USRE43229E1 (en) | Method for manufacturing semiconductor device, including multiple heat treatment | |
| JP3277533B2 (ja) | 半導体装置の製造方法 | |
| TW200939400A (en) | Improved CMOS fabrication process | |
| TW200834739A (en) | Manufacture of semiconductor device | |
| JP2005142344A (ja) | 半導体装置の製造方法および半導体製造装置 | |
| US7435658B2 (en) | Method of manufacturing metal-oxide-semiconductor transistor | |
| US7615458B2 (en) | Activation of CMOS source/drain extensions by ultra-high temperature anneals | |
| JP4455441B2 (ja) | 半導体装置の製造方法 | |
| JP4372041B2 (ja) | 半導体装置の製造方法およびアニール装置 | |
| WO2004114413A1 (ja) | 半導体装置及びその製造方法 | |
| US6893909B2 (en) | Method of manufacturing metal-oxide-semiconductor transistor | |
| JP2008108891A (ja) | 半導体装置の製造方法 | |
| JP2005302883A (ja) | 半導体装置の製造方法 | |
| JP2000349039A (ja) | 浅い拡散層を有する半導体装置の製造方法 | |
| JP4607850B2 (ja) | 半導体装置の製造方法 | |
| JP2005079110A (ja) | 半導体装置およびその製造方法 | |
| JP2003243652A (ja) | 浅い拡散層を有する半導体装置の製造方法 | |
| KR20080060332A (ko) | 반도체 소자의 듀얼폴리게이트 제조방법 | |
| JPH07106335A (ja) | 半導体装置の製造方法 | |
| KR20080002610A (ko) | 반도체소자의 듀얼게이트 형성방법 | |
| KR20090007869A (ko) | 반도체 소자의 콘택 플러그 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20041101 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20041109 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041228 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20050215 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050418 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20050530 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050621 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050711 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 3699946 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090715 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090715 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100715 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110715 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120715 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130715 Year of fee payment: 8 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| EXPY | Cancellation because of completion of term |