JP2005235860A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005235860A5 JP2005235860A5 JP2004040409A JP2004040409A JP2005235860A5 JP 2005235860 A5 JP2005235860 A5 JP 2005235860A5 JP 2004040409 A JP2004040409 A JP 2004040409A JP 2004040409 A JP2004040409 A JP 2004040409A JP 2005235860 A5 JP2005235860 A5 JP 2005235860A5
- Authority
- JP
- Japan
- Prior art keywords
- layer
- semiconductor device
- barrier layer
- via hole
- back surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 32
- 230000004888 barrier function Effects 0.000 claims 19
- 239000000758 substrate Substances 0.000 claims 12
- 238000004519 manufacturing process Methods 0.000 claims 5
- 229910000838 Al alloy Inorganic materials 0.000 claims 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims 4
- 229910052782 aluminium Inorganic materials 0.000 claims 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims 4
- 150000001875 compounds Chemical class 0.000 claims 4
- 238000010030 laminating Methods 0.000 claims 4
- 238000000034 method Methods 0.000 claims 4
- 239000003870 refractory metal Substances 0.000 claims 4
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims 4
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 claims 4
- 238000007747 plating Methods 0.000 claims 2
- 238000004544 sputter deposition Methods 0.000 claims 2
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004040409A JP2005235860A (ja) | 2004-02-17 | 2004-02-17 | 半導体装置及びその製造方法 |
| TW094102436A TWI261343B (en) | 2004-02-17 | 2005-01-27 | Semiconductor device and method of manufacturing the same |
| US11/054,603 US7256497B2 (en) | 2004-02-17 | 2005-02-10 | Semiconductor device with a barrier layer and a metal layer |
| KR1020050012334A KR100646722B1 (ko) | 2004-02-17 | 2005-02-15 | 반도체 장치 및 그 제조 방법 |
| EP05003396.8A EP1564806B1 (en) | 2004-02-17 | 2005-02-17 | Semiconductor device and manufacturing method of the same |
| CN2005100093505A CN1658385A (zh) | 2004-02-17 | 2005-02-17 | 半导体装置及其制造方法 |
| US11/822,262 US7759247B2 (en) | 2004-02-17 | 2007-07-03 | Manufacturing method of semiconductor device with a barrier layer and a metal layer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004040409A JP2005235860A (ja) | 2004-02-17 | 2004-02-17 | 半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005235860A JP2005235860A (ja) | 2005-09-02 |
| JP2005235860A5 true JP2005235860A5 (enExample) | 2007-03-15 |
Family
ID=34697999
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004040409A Pending JP2005235860A (ja) | 2004-02-17 | 2004-02-17 | 半導体装置及びその製造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US7256497B2 (enExample) |
| EP (1) | EP1564806B1 (enExample) |
| JP (1) | JP2005235860A (enExample) |
| KR (1) | KR100646722B1 (enExample) |
| CN (1) | CN1658385A (enExample) |
| TW (1) | TWI261343B (enExample) |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4850392B2 (ja) | 2004-02-17 | 2012-01-11 | 三洋電機株式会社 | 半導体装置の製造方法 |
| TWI250596B (en) * | 2004-07-23 | 2006-03-01 | Ind Tech Res Inst | Wafer-level chip scale packaging method |
| JP4443379B2 (ja) | 2004-10-26 | 2010-03-31 | 三洋電機株式会社 | 半導体装置の製造方法 |
| JP4873517B2 (ja) * | 2004-10-28 | 2012-02-08 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置及びその製造方法 |
| JP4641820B2 (ja) * | 2005-02-17 | 2011-03-02 | 三洋電機株式会社 | 半導体装置の製造方法 |
| US7485967B2 (en) | 2005-03-10 | 2009-02-03 | Sanyo Electric Co., Ltd. | Semiconductor device with via hole for electric connection |
| US9601474B2 (en) * | 2005-07-22 | 2017-03-21 | Invensas Corporation | Electrically stackable semiconductor wafer and chip packages |
| JP2007184553A (ja) * | 2005-12-06 | 2007-07-19 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
| JP2007311771A (ja) * | 2006-04-21 | 2007-11-29 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
| JP4812512B2 (ja) * | 2006-05-19 | 2011-11-09 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置の製造方法 |
| JP5143382B2 (ja) * | 2006-07-27 | 2013-02-13 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置及びその製造方法 |
| WO2008072165A1 (en) * | 2006-12-12 | 2008-06-19 | Nxp B.V. | Method of manufacturing openings in a substrate, a via in a substrate, and a semiconductor device comprising such a via |
| US20090089515A1 (en) * | 2007-10-02 | 2009-04-02 | Qualcomm Incorporated | Memory Controller for Performing Memory Block Initialization and Copy |
| JP5136515B2 (ja) * | 2009-05-27 | 2013-02-06 | ソニー株式会社 | 固体撮像装置 |
| JP5150566B2 (ja) * | 2009-06-22 | 2013-02-20 | 株式会社東芝 | 半導体装置およびカメラモジュール |
| US8471367B2 (en) | 2009-11-12 | 2013-06-25 | Panasonic Corporation | Semiconductor device and method for manufacturing semiconductor device |
| JP2012099548A (ja) * | 2010-10-29 | 2012-05-24 | Fujikura Ltd | 貫通配線基板の製造方法及び貫通配線基板 |
| JP6021441B2 (ja) * | 2012-05-25 | 2016-11-09 | ラピスセミコンダクタ株式会社 | 半導体装置 |
| JP2014013810A (ja) | 2012-07-04 | 2014-01-23 | Seiko Epson Corp | 基板、基板の製造方法、半導体装置、及び電子機器 |
| JP5955706B2 (ja) * | 2012-08-29 | 2016-07-20 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
| US20140151095A1 (en) * | 2012-12-05 | 2014-06-05 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
| US9466554B2 (en) * | 2014-02-13 | 2016-10-11 | Qualcomm Incorporated | Integrated device comprising via with side barrier layer traversing encapsulation layer |
| JP6407696B2 (ja) * | 2014-12-16 | 2018-10-17 | シチズン時計株式会社 | 半導体装置及びその製造方法 |
| CN106935561B (zh) * | 2015-12-30 | 2019-10-18 | 力成科技股份有限公司 | 防止导通孔电性断裂的半导体封装构造 |
| US11609207B2 (en) | 2020-03-31 | 2023-03-21 | Analog Devices International Unlimited Company | Electrochemical sensor and method of forming thereof |
Family Cites Families (61)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2553579B1 (fr) * | 1983-10-12 | 1985-12-27 | Commissariat Energie Atomique | Procede de fabrication d'un transistor en film mince a grille auto-alignee |
| US4560436A (en) * | 1984-07-02 | 1985-12-24 | Motorola, Inc. | Process for etching tapered polyimide vias |
| US4678542A (en) * | 1986-07-25 | 1987-07-07 | Energy Conversion Devices, Inc. | Self-alignment process for thin film diode array fabrication |
| US4827326A (en) * | 1987-11-02 | 1989-05-02 | Motorola, Inc. | Integrated circuit having polyimide/metal passivation layer and method of manufacture using metal lift-off |
| US5173753A (en) * | 1989-08-10 | 1992-12-22 | Industrial Technology Research Institute | Inverted coplanar amorphous silicon thin film transistor which provides small contact capacitance and resistance |
| US5300813A (en) * | 1992-02-26 | 1994-04-05 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
| US5242864A (en) * | 1992-06-05 | 1993-09-07 | Intel Corporation | Polyimide process for protecting integrated circuits |
| US6028348A (en) | 1993-11-30 | 2000-02-22 | Texas Instruments Incorporated | Low thermal impedance integrated circuit |
| US5554564A (en) * | 1994-08-01 | 1996-09-10 | Texas Instruments Incorporated | Pre-oxidizing high-dielectric-constant material electrodes |
| US5567657A (en) * | 1995-12-04 | 1996-10-22 | General Electric Company | Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers |
| US6111317A (en) * | 1996-01-18 | 2000-08-29 | Kabushiki Kaisha Toshiba | Flip-chip connection type semiconductor integrated circuit device |
| US5682065A (en) * | 1996-03-12 | 1997-10-28 | Micron Technology, Inc. | Hermetic chip and method of manufacture |
| JP3287392B2 (ja) * | 1997-08-22 | 2002-06-04 | 日本電気株式会社 | 半導体装置およびその製造方法 |
| JPH11111753A (ja) * | 1997-10-01 | 1999-04-23 | Mitsubishi Electric Corp | 半導体装置 |
| US6054768A (en) * | 1997-10-02 | 2000-04-25 | Micron Technology, Inc. | Metal fill by treatment of mobility layers |
| JP3033564B2 (ja) * | 1997-10-02 | 2000-04-17 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| TWI224221B (en) * | 1998-01-30 | 2004-11-21 | Seiko Epson Corp | Electro-optic apparatus, electronic apparatus using the same, and its manufacturing method |
| IL123207A0 (en) | 1998-02-06 | 1998-09-24 | Shellcase Ltd | Integrated circuit device |
| US6287977B1 (en) * | 1998-07-31 | 2001-09-11 | Applied Materials, Inc. | Method and apparatus for forming improved metal interconnects |
| US6479900B1 (en) * | 1998-12-22 | 2002-11-12 | Sanyo Electric Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US6154366A (en) * | 1999-11-23 | 2000-11-28 | Intel Corporation | Structures and processes for fabricating moisture resistant chip-on-flex packages |
| JP3858545B2 (ja) * | 1999-12-27 | 2006-12-13 | セイコーエプソン株式会社 | 半導体モジュール及び電子機器 |
| JP3907151B2 (ja) * | 2000-01-25 | 2007-04-18 | 株式会社東芝 | 半導体装置の製造方法 |
| US6475889B1 (en) * | 2000-04-11 | 2002-11-05 | Cree, Inc. | Method of forming vias in silicon carbide and resulting devices and circuits |
| JP2002076293A (ja) * | 2000-09-01 | 2002-03-15 | Matsushita Electric Ind Co Ltd | キャパシタ及び半導体装置の製造方法 |
| JP3462166B2 (ja) * | 2000-09-08 | 2003-11-05 | 富士通カンタムデバイス株式会社 | 化合物半導体装置 |
| JP4183375B2 (ja) * | 2000-10-04 | 2008-11-19 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
| US6423570B1 (en) * | 2000-10-18 | 2002-07-23 | Intel Corporation | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby |
| US6555906B2 (en) * | 2000-12-15 | 2003-04-29 | Intel Corporation | Microelectronic package having a bumpless laminated interconnection layer |
| US20020123228A1 (en) * | 2001-03-02 | 2002-09-05 | Smoak Richard C. | Method to improve the reliability of gold to aluminum wire bonds with small pad openings |
| JP2002319669A (ja) * | 2001-04-23 | 2002-10-31 | Hamamatsu Photonics Kk | 裏面入射型ホトダイオード及びホトダイオードアレイ |
| JP2002329722A (ja) * | 2001-04-27 | 2002-11-15 | Nec Corp | 半導体装置及びその製造方法 |
| JP2003031575A (ja) * | 2001-07-17 | 2003-01-31 | Nec Corp | 半導体装置及びその製造方法 |
| JP4309608B2 (ja) * | 2001-09-12 | 2009-08-05 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP3825314B2 (ja) * | 2001-12-17 | 2006-09-27 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
| JP3866978B2 (ja) * | 2002-01-08 | 2007-01-10 | 富士通株式会社 | 半導体装置の製造方法 |
| JP4339000B2 (ja) * | 2002-03-26 | 2009-10-07 | 株式会社半導体エネルギー研究所 | 半導体装置およびその作製方法 |
| JP4212293B2 (ja) * | 2002-04-15 | 2009-01-21 | 三洋電機株式会社 | 半導体装置の製造方法 |
| TWI232560B (en) * | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
| JP2003332417A (ja) * | 2002-05-08 | 2003-11-21 | Toshiba Corp | 半導体チップの製造方法 |
| JP2003328180A (ja) * | 2002-05-17 | 2003-11-19 | Denso Corp | 有底孔のめっき充填方法 |
| TWI229435B (en) | 2002-06-18 | 2005-03-11 | Sanyo Electric Co | Manufacture of semiconductor device |
| JP2004040059A (ja) * | 2002-07-08 | 2004-02-05 | Fujitsu Ltd | 半導体記憶装置の製造方法および半導体記憶装置 |
| US6902872B2 (en) * | 2002-07-29 | 2005-06-07 | Hewlett-Packard Development Company, L.P. | Method of forming a through-substrate interconnect |
| TWI227050B (en) * | 2002-10-11 | 2005-01-21 | Sanyo Electric Co | Semiconductor device and method for manufacturing the same |
| JP4511148B2 (ja) | 2002-10-11 | 2010-07-28 | 三洋電機株式会社 | 半導体装置の製造方法 |
| JP2004207327A (ja) * | 2002-12-24 | 2004-07-22 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP4290421B2 (ja) * | 2002-12-27 | 2009-07-08 | Necエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
| JP4130158B2 (ja) * | 2003-06-09 | 2008-08-06 | 三洋電機株式会社 | 半導体装置の製造方法、半導体装置 |
| JP3970211B2 (ja) | 2003-06-24 | 2007-09-05 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
| JP4499386B2 (ja) * | 2003-07-29 | 2010-07-07 | 浜松ホトニクス株式会社 | 裏面入射型光検出素子の製造方法 |
| US20050126420A1 (en) | 2003-09-10 | 2005-06-16 | Givens Richard W. | Wall breaching apparatus and method |
| JP4011002B2 (ja) * | 2003-09-11 | 2007-11-21 | シャープ株式会社 | アクティブ基板、表示装置およびその製造方法 |
| JP4850392B2 (ja) * | 2004-02-17 | 2012-01-11 | 三洋電機株式会社 | 半導体装置の製造方法 |
| TWI249767B (en) * | 2004-02-17 | 2006-02-21 | Sanyo Electric Co | Method for making a semiconductor device |
| DE102004015862B4 (de) * | 2004-03-31 | 2006-11-16 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zur Herstellung einer leitenden Barrierenschicht in kritischen Öffnungen mittels eines abschließenden Abscheideschritts nach einer Rück-Sputter-Abscheidung |
| KR100592388B1 (ko) * | 2004-04-01 | 2006-06-22 | 엘지전자 주식회사 | 유기 전계발광 표시소자 및 그 제조방법 |
| DE102004021261B4 (de) * | 2004-04-30 | 2007-03-22 | Advanced Micro Devices, Inc., Sunnyvale | Halbleiterbauelement mit einem Hybrid-Metallisierungsschichtstapel für eine verbesserte mechanische Festigkeit während und nach dem Einbringen in ein Gehäuse |
| TWI272683B (en) * | 2004-05-24 | 2007-02-01 | Sanyo Electric Co | Semiconductor device and manufacturing method thereof |
| JP4376715B2 (ja) * | 2004-07-16 | 2009-12-02 | 三洋電機株式会社 | 半導体装置の製造方法 |
| JP4373866B2 (ja) * | 2004-07-16 | 2009-11-25 | 三洋電機株式会社 | 半導体装置の製造方法 |
-
2004
- 2004-02-17 JP JP2004040409A patent/JP2005235860A/ja active Pending
-
2005
- 2005-01-27 TW TW094102436A patent/TWI261343B/zh not_active IP Right Cessation
- 2005-02-10 US US11/054,603 patent/US7256497B2/en not_active Expired - Lifetime
- 2005-02-15 KR KR1020050012334A patent/KR100646722B1/ko not_active Expired - Lifetime
- 2005-02-17 CN CN2005100093505A patent/CN1658385A/zh active Pending
- 2005-02-17 EP EP05003396.8A patent/EP1564806B1/en not_active Expired - Lifetime
-
2007
- 2007-07-03 US US11/822,262 patent/US7759247B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005235860A5 (enExample) | ||
| TWI222168B (en) | High density raised stud microjoining system and methods of fabricating the same | |
| JP2003209134A (ja) | 半導体装置及びその製造方法 | |
| CN106206518B (zh) | 焊料金属化堆叠以及其形成方法 | |
| JP2006024905A5 (enExample) | ||
| TW201135879A (en) | 3DIC architecture with interposer for bonding dies | |
| TW200934722A (en) | Composite comprising at least two semiconductor substrates and production method | |
| TW200843064A (en) | Surface structure of a packaging substrate and a fabricating method thereof | |
| JP2008010878A (ja) | 半導体デバイス製造において金属欠陥を改善する方法 | |
| JP2001217242A (ja) | 半導体装置およびその製造方法 | |
| TW201132262A (en) | Printed wiring board and method for manufacturing the same | |
| WO2005119750A1 (ja) | 半導体装置及びその製造方法 | |
| JP2008543049A5 (enExample) | ||
| TW200837918A (en) | Surface structure of package substrate and method for manufacturing the same | |
| WO2006127107A3 (en) | Semiconductor package and method for forming the same | |
| JP2004153260A5 (enExample) | ||
| JP2008141204A5 (enExample) | ||
| TWI228815B (en) | Semiconductor integrated device | |
| CN102891127B (zh) | 电子部件 | |
| JP2005159326A5 (enExample) | ||
| JP2006319174A5 (enExample) | ||
| JP2008047604A5 (enExample) | ||
| CN105280620A (zh) | 集成电路元件及其制作方法 | |
| CN103839908B (zh) | 焊垫结构及其制作方法 | |
| JP2005311117A5 (enExample) |