CN104143543B - 金属凸块结构 - Google Patents
金属凸块结构 Download PDFInfo
- Publication number
- CN104143543B CN104143543B CN201410188528.6A CN201410188528A CN104143543B CN 104143543 B CN104143543 B CN 104143543B CN 201410188528 A CN201410188528 A CN 201410188528A CN 104143543 B CN104143543 B CN 104143543B
- Authority
- CN
- China
- Prior art keywords
- metal
- metal coupling
- layer
- cap layer
- bump structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 220
- 239000002184 metal Substances 0.000 title claims abstract description 220
- 230000008878 coupling Effects 0.000 claims abstract description 135
- 238000010168 coupling process Methods 0.000 claims abstract description 135
- 238000005859 coupling reaction Methods 0.000 claims abstract description 135
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 42
- 239000000463 material Substances 0.000 claims description 31
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 30
- 239000010949 copper Substances 0.000 claims description 24
- 230000000694 effects Effects 0.000 claims description 24
- 238000000034 method Methods 0.000 claims description 23
- 239000011135 tin Substances 0.000 claims description 23
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 22
- 229910052737 gold Inorganic materials 0.000 claims description 22
- 239000010931 gold Substances 0.000 claims description 22
- 229910045601 alloy Inorganic materials 0.000 claims description 21
- 239000000956 alloy Substances 0.000 claims description 21
- 229910052763 palladium Inorganic materials 0.000 claims description 21
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 19
- 229910052802 copper Inorganic materials 0.000 claims description 19
- 229920002120 photoresistant polymer Polymers 0.000 claims description 19
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 18
- 229910052718 tin Inorganic materials 0.000 claims description 18
- 229910052759 nickel Inorganic materials 0.000 claims description 15
- 238000000059 patterning Methods 0.000 claims description 12
- 238000009877 rendering Methods 0.000 claims description 9
- 230000005684 electric field Effects 0.000 claims description 7
- 229910052736 halogen Inorganic materials 0.000 claims description 7
- 150000002367 halogens Chemical class 0.000 claims description 7
- 239000011521 glass Substances 0.000 claims description 5
- 239000012528 membrane Substances 0.000 claims description 4
- 238000007772 electroless plating Methods 0.000 claims description 2
- 230000035800 maturation Effects 0.000 claims 2
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 claims 1
- 239000010410 layer Substances 0.000 description 149
- 230000015572 biosynthetic process Effects 0.000 description 13
- 235000019589 hardness Nutrition 0.000 description 9
- 238000007747 plating Methods 0.000 description 9
- 229910052709 silver Inorganic materials 0.000 description 5
- 239000004332 silver Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000004411 aluminium Substances 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000011435 rock Substances 0.000 description 3
- 229910018471 Cu6Sn5 Inorganic materials 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000012777 electrically insulating material Substances 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910018082 Cu3Sn Inorganic materials 0.000 description 1
- 206010034960 Photophobia Diseases 0.000 description 1
- CDBYLPFSWZWCQE-UHFFFAOYSA-L Sodium Carbonate Chemical compound [Na+].[Na+].[O-]C([O-])=O CDBYLPFSWZWCQE-UHFFFAOYSA-L 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- 239000005864 Sulphur Substances 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 238000010306 acid treatment Methods 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 235000019994 cava Nutrition 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005034 decoration Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 208000013469 light sensitivity Diseases 0.000 description 1
- 239000003562 lightweight material Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
- H01L2224/03614—Physical or chemical etching by chemical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
- H01L2224/05582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1181—Cleaning, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1182—Applying permanent coating, e.g. in-situ coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1182—Applying permanent coating, e.g. in-situ coating
- H01L2224/11825—Plating, e.g. electroplating, electroless plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1355—Shape
- H01L2224/13551—Shape being non uniform
- H01L2224/13552—Shape being non uniform comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1356—Disposition
- H01L2224/13562—On the entire exposed surface of the core
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1357—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13575—Plural coating layers
- H01L2224/1358—Plural coating layers being stacked
- H01L2224/13582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13611—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
Abstract
本发明公开一种金属凸块结构,包含位于金属焊垫上的护层、位于金属焊垫上又部分位于护层上的黏着层、部分位于凹穴中并覆盖黏着层的金属凸块、以及完全覆盖金属凸块的帽盖层。
Description
技术领域
本发明涉及一种金属凸块结构及其形成的方法,特别是涉及一种特用于驱动集成电路(IC)金属凸块结构而免于周遭的大气环境的威胁、在卤素或高电场的存在下也不会发生迦凡尼效应(Galvanic effect)效应,及其形成的方法。
背景技术
在电子电路中,金属凸块用来形成两组电路之间的电连接。为了要降低不可避免的电阻与达成最佳的效果,铜通常是金属凸块材料的第一选择。
一般说来,铜是作为金属凸块理想的材料,因为它的化学性质不活泼,还有着极低的电阻值。然而,在一些应用场合中,作为金属凸块材料的铜却遭受严重的损伤,这是因为在异常的情形或是极端的情况存在之下,会发生迦凡尼效应(Galvanic effect)的缘故。这样的结果对电子电路的可靠性而言是不利的。
发明内容
有鉴于此,本发明首先提出一种金属凸块(metal bump)结构,其可与各向异性导电胶(ACF)一起连结使用,或用于驱动集成电路(driver IC)中。此等金属凸块结构,在极端环境或是异常环境下基本上不会发生迦凡尼效应(Galvanic effect)。
本发明的金属凸块结构,包含金属焊垫、护层、黏着层、金属凸块与帽盖层。护层位于金属焊垫上,并定义出位于金属焊垫上的凹穴。黏着层位于凹穴中、位于金属焊垫上、又部分位于护层上,黏着层又直接接触金属焊垫与护层。金属凸块部分位于凹穴中并覆盖黏着层。帽盖层位于金属凸块上并覆盖金属凸块,而使得金属凸块不会暴露出来。
在本发明一实施方式中,金属凸块自行对准于黏着层。
在本发明另一实施方式中,帽盖层自行对准于金属凸块。
在本发明另一实施方式中,帽盖层、黏着层、与护层间具有一嵌穴(notch)。
在本发明另一实施方式中,金属凸块包含铜与金其中之一者。
在本发明另一实施方式中,帽盖层与金属凸块形成合金,以防止金属凸块穿出帽盖层。
在本发明另一实施方式中,帽盖层与金属凸块的界面没有合金。
在本发明另一实施方式中,当金属凸块由铜所组成时,帽盖层包含锡、镍、金、钯其中至少一者,当金属凸块由金所组成时,帽盖层包含锡、镍、钯其中至少一者。
在本发明另一实施方式中,在卤素与高电场其中的至少一者存在下,不发生迦凡尼效应(Galvanic effect)效应。
在本发明另一实施方式中,金属凸块结构位在玻璃覆晶(chip on glass,COG)封装结构与薄膜覆晶(chip on flex,COF)封装结构其中一者中。
本发明再提出一种形成一种金属凸块结构的方法,而可以用于驱动集成电路(driver IC)中。首先,提供底材。底材包含金属焊垫、护层、黏着层、与图案化光致抗蚀剂。护层位于金属焊垫上,并定义出位于金属焊垫上的凹穴。黏着层位于凹穴中,覆盖并直接接触金属焊垫与护层。图案化光致抗蚀剂位于黏着层上,并包含有开口,此开口暴露位于凹穴中与护层上的黏着层。其次,以金属凸块材料填入开口中。然后,移除图案化光致抗蚀剂,使得金属凸块材料成为位于黏着层上的金属凸块。再来,移除没有被金属凸块材料所覆盖的黏着层,同时部分暴露位于下方的护层。又使得金属凸块熟化以调整其硬度。继续,形成覆盖金属凸块的帽盖层。
在本发明一实施方式中,帽盖层自行对准于金属凸块。
在本发明另一实施方式中,移除黏着层时,过移除(over-removed)黏着层,以形成位于帽盖层、黏着层、与护层间的嵌穴(notch)。
在本发明另一实施方式中,金属凸块包含铜或是金。
在本发明另一实施方式中,形成金属凸块结构的方法,还包含熟化位于金属凸块上的帽盖层,于是帽盖层与金属凸块形成合金,用来防止金属凸块穿出帽盖层。
在本发明另一实施方式中,形成帽盖层以完全覆盖金属凸块,但是不形成合金。
在本发明另一实施方式中,当金属凸块由铜所组成时,帽盖层包含锡、镍、金、钯其中至少一者,当金属凸块由金所组成时,帽盖层包含锡、镍、钯其中至少一者。
在本发明另一实施方式中,在卤素与高电场其中至少一者的存在下,金属凸块不发生迦凡尼效应(Galvanic effect)效应。
在本发明另一实施方式中,以电镀的方式将金属凸块材料填入开口中。
在本发明另一实施方式中,以无电电镀的方式形成帽盖层。
附图说明
图1至图6为本发明形成金属凸块结构的方法的示意图;
图7或图7A为本发明形成金属凸块结构的方法的示意图;
图8为本发明形成金属凸块结构的方法,因为嵌穴被完全填满所以消失不见的示意图;
图9、图9A或图10为本发明的金属凸块结构示意图。
符号说明
1金属凸块结构
9绝缘层
10底材
11金属焊垫
12护层
13黏着层
14光致抗蚀剂层
14光致抗蚀剂层’
15凹穴
16开口
20’金属凸块材料
20金属凸块
30嵌穴
40帽盖层
41合金
具体实施方式
本发明首先提供一种形成金属凸块结构的方法,可以将驱动集成电路芯片(driver IC)与显示器的电路进行电连接,特别适用于金属凸块封装的玻璃覆晶(COG)封装结构与薄膜覆晶(COF)封装结构技术中。图1至图6绘示本发明形成金属凸块结构的方法。首先,在第一方面先说明如何将金属凸块形成在底材上。如图1所绘示,提供底材10。底材10包括金属焊垫11、护层12与黏着层13。
绝缘层9为底材10的基础部分,用来支撑其它的元件,例如用来支撑金属焊垫11、护层12、黏着层13与后续图中的图案化光致抗蚀剂层。金属焊垫11可以是一种质轻的金属材料,例如铝,并经过图案化。但是,其它的金属也可采用,而并不仅限于铝。
护层12即位于金属焊垫11之上,同时还具有定义出凹穴15的图案,使得凹穴15也位于金属焊垫11之上。护层12可以是一种电绝缘的材料,例如是氮化硅、氧化硅或是其组合。通常来说,凹穴15的大小会小于金属焊垫11的大小。
黏着层13又位于凹穴15之中。此外,黏着层13还会覆盖金属焊垫11与护层12,使得黏着层13会直接接触金属焊垫11与护层12。黏着层13用来帮助后续形成的金属凸块材料(图未示)牢牢地附着在凹穴15之中。黏着层13可以是一种合金层,例如钛钨合金层或是钛金属层。
黏着层13的形成方法可以是,利用溅镀一层钛钨合金,与例如铜的晶种层的方法,来均匀地覆盖底材10,例如完全地覆盖金属焊垫11、护层12、与凹穴15的表面。结果例示于图1中。形成图案化光致抗蚀剂层的方式,可以参考如下所示的方式。
如图2所绘示,将一大片光致抗蚀剂层14’整体形成在黏着层13上,并同时填满凹穴15。光致抗蚀剂层14’可以是光敏性的材料,例如是有机的光敏材料。
再来,如图3所绘示,将光致抗蚀剂层14’图案化。图案化光致抗蚀剂层14的方式可以是如下所述。光致抗蚀剂层14形成在黏着层13上来定义出开口16。开口16用来暴露出位于凹穴15中与护层12上的黏着层13,因此,在本发明的一实施例中,开口16会稍微大于凹穴15。换句话说,开口16可以用来定义出后续所形成的金属凸块材料(图未示)所位在的空间,而此空间本身即容置了凹穴15。
然后,整体的光致抗蚀剂层14’又会经过适当的曝光与显影步骤,而转换成图案化光致抗蚀剂层14,而具有曝光与显影所赋与的预定图案。图案是经由开口16所定义出的,其结果即绘示于图3所中。
接下来,如图4所绘示,使用金属凸块材料20’来填入开口16中。请注意,金属凸块材料20’可能仅仅只是「填入」开口16中,而没有「填满」开口16。此时,黏着层13即因此夹置于金属凸块材料20’与金属焊垫11之间,以及夹置于金属凸块材料20’与护层12之间。例如,由于金属焊垫11与黏着层13均为导电性材料,所以金属凸块材料20’可以经由电镀的方式来形成。视情况需要,金属凸块材料20’可以使用钯、银、铜或是金,以寻求较佳的导电性,与越低越好的化学活性。
一但将金属凸块材料20’形成好了之后,就不再需要图案化光致抗蚀剂层14了。于是,如图5所绘示,移除图案化光致抗蚀剂层14,使得金属凸块材料20’成为各自独立的金属凸块20。可以使用传统的方式来移除图案化光致抗蚀剂层14。于是,各自独立的金属凸块20,就会完全位于黏着层13之上,并直接接触黏着层13。
由于黏着层13是导电的,这会导致所有的金属凸块20彼此短路,所以多余的黏着层13必须要移除。再来,如图6所绘示,没有被金属凸块20所覆盖的黏着层13经由蚀刻步骤来移除,又部分地暴露出下方的护层12,使得所有的金属凸块20,通过电绝缘材料,也即护层12的隔离,成为彼此电绝缘。如此一来,所有的金属凸块20即自我对准于黏着层13。例如,可以使用过氧化氢来蚀刻黏着层13的钛钨合金。
视情况需要,蚀刻步骤之后还可以进行加热金属凸块20的熟化,来调整金属凸块20达到所需的硬度。例如,在大于300℃或是维持超过90分钟的退火条件。一般说来,较低的硬度需要较高的熟化温度与较短的熟化时间,而较高的硬度需要较低的熟化温度与较长的熟化时间,来将金属凸块20调整到所需的适当硬度,例如不超过130维氏硬度(Hv),较佳者不大于110维氏硬度,更佳者介于50维氏硬度至110维氏硬度之间。
此时可以注意到在图6中,在移除黏着层13时,在金属凸块20、黏着层13、与护层12之间形成了一只嵌穴30,因为蚀刻步骤不只会完全移除没有被金属凸块20所覆盖的黏着层13,蚀刻步骤也可能会更进一步移除没有被金属凸块20所覆盖的黏着层13以外其他的黏着层13,例如,夹置于金属凸块20、与护层12间的黏着层13。而结果是,在金属凸块20、黏着层13、与护层12之间便形成了一只嵌穴30,而成为本发明结构的特征之一。在有嵌穴30存在时,金属凸块20会几乎覆盖所有的黏着层13。另外,嵌穴30则可能横向地深入1微米(μm)-2微米左右。
由于各自独立的金属凸块20,仍然可能因为暴露于周围的大气环境中而失之脆弱,所以需要再特意形成帽盖层来覆盖金属凸块20,使得金属凸块20尽量不会暴露于周围的大气环境中。请参考图7所绘示,形成帽盖层40来几乎完全覆盖金属凸块20,或是参考如图7A所绘示,帽盖层40伸入了嵌穴30,而在有嵌穴30的存在下,得到了理想的金属凸块结构1。
帽盖层40可以包含多种保护性的材料。如果是铜制成的金属凸块20,帽盖层40可以包含锡、镍、金、钯其中至少一者。如果是金制成的金属凸块20,帽盖层40可以包含锡、镍、钯其中至少一者。如果是银制成的金属凸块20,帽盖层40可以包含锡。如果是钯制成的金属凸块20,帽盖层40可以包含锡。帽盖层40也可以不含镍。不过,所形成帽盖层40可能只会减小嵌穴30的尺寸,或是如图8所绘示,因为完全填满了嵌穴30,使得嵌穴30消失不见。而且,帽盖层40也可以完全覆盖金属凸块20。
较佳者,可以经由无电极电镀法来形成帽盖层40,例如可以在小于4的酸碱值、硫酸盐的辅助下进行无电极电镀法。由于护层12是一种电绝缘材料,所以帽盖层40很可能只会特定而专一地形成在金属凸块20上。换句话说,帽盖层40即自我对准在金属凸块20上。帽盖层40可以是单层结构或是复合结构,而包含多层的帽盖材料。在本发明的一实施例中,如图8所绘示,帽盖层40完全覆盖金属凸块20,但是帽盖层40与金属凸块20的界面上没有形成合金,嵌穴30也消失不见。
另外,依据无电极电镀法的不同电镀配方或是电镀条件,帽盖层40还可以有不同的厚度与其它的形状。例如,帽盖层40可能是合金41、内层与外层的搭配或组合。较佳者,帽盖层40含有金,其优点在于有利于重工(re-work),又可以减低材料的成本。当帽盖层40含钯时,钯层的厚度可以是0.15微米-0.4微米左右。当帽盖层40含金时,金层的厚度可以是在2微米以下,较佳者不大于0.1微米,甚至于可以只有0.006微米而已。表1列举电镀帽盖层40的可行步骤与制作工艺参数。其中在每个步骤之后,均可以再加入纯水洗涤的清洁步骤。
表1
电镀步骤 | 温度(℃) | 酸碱(pH)值 | 时间(秒) |
金属凸块清洁步骤 | 室温 | 小于7 | 30-60 |
酸处理步骤 | 室温 | 小于1 | 30-120 |
活化晶种步骤 | 室温 | 1.1-2 | 60-360 |
镀钯步骤 | 50-54 | 6~8 | 600-1200 |
镀镍步骤 | 50-54 | 6~8 | 600-1200 |
镀金步骤 | 85 | 4.7-5.3 | 1200以内 |
在本发明的一实施例中,帽盖层40会完全包覆金属凸块20但又不与金属凸块20形成伴生的合金层,例如铜不容易与镍或钯形成伴生的合金层。在本发明的另一实施例中,又可以进行一熟化(curing)步骤,使得帽盖层40与金属凸块20形成合金。例如,请参考图9或图10所绘示,形成在金属凸块20上的帽盖层40被加热到,例如在150℃~180℃与30~60分钟的条件下,与金属凸块20形成合金41。铜与锡在不同的条件下,可以形成多种的合金,例如Cu3Sn、Cu6Sn5、Cu41Sn11、或是Cu10Sn3。
合金41的形成,刻意用来防止金属凸块20在极端的情形下可能穿过帽盖层40。在帽盖层40的保护下,不管有或是没有合金41,金属凸块20都不会暴露于周围的大气环境中,所以在卤素及/或高电场的存在下也不会发生迦凡尼效应(Galvanic effect)效应。图9A绘示,帽盖层40被熟化形成合金41,但只会减小嵌穴30的尺寸。图10所绘示,帽盖层40被熟化形成合金41,但使得嵌穴30消失不见。
在经过以上的步骤后,就可以得到一种金属凸块结构1。本发明的金属凸块结构1,适合玻璃覆晶(COG)封装结构或是薄膜覆晶(COF)封装结构,因此可以用于驱动集成电路(driver IC)中。图9或图10绘示本发明的金属凸块结构。本发明的金属凸块结构1包含金属焊垫11、护层12、黏着层13、金属凸块20、帽盖层40、与视情况需要的合金41。金属焊垫11可以是一种质轻的金属材料,例如铝,并经过图案化。但是,其它的金属也可采用,而并不限于铝。
护层12即位于金属焊垫11之上,同时还具有图案化而定义出的凹穴15,使得凹穴15也位于金属焊垫11之上。护层12可以是一种电绝缘的材料,例如是氮化硅、氧化硅或是其组合。通常来说,凹穴15的大小会小于金属焊垫11的大小。
凹穴15之中完全填有黏着层13。此外,黏着层13还位于金属焊垫11之上,来覆盖并直接接触金属焊垫11。然而,部分的黏着层13位于护层12上,来覆盖并直接接触护层12。黏着层13用来帮助金属凸块20牢牢地附着在凹穴15之中。黏着层13可以是一种合金层,例如钛钨合金层,或是钛金属层。
金属凸块20部分地位于凹穴15中并覆盖黏着层13,使得黏着层13夹置于金属凸块20与金属焊垫11之间,以及夹置于金属凸块20与护层12之间。特别是,金属凸块20会自我对准于黏着层13。视情况需要,金属凸块20的材料可以是钯、银、铜或是金,以寻求较佳的导电性,与越低越好的化学活性。
帽盖层40位于金属凸块20上并完全覆盖金属凸块20,如图7所绘示,而使得金属凸块20完全不会暴露出来。或是,如图7A所绘示,帽盖层40伸入了嵌穴30中而使得金属凸块20几乎完全不会暴露出来。换句话说,帽盖层40可以自我对准在金属凸块20上。
特别是,如图7与图9所绘示,可以注意到本发明结构的特征之一,在金属凸块20、黏着层13、与护层12之间还可能会有一只嵌穴30,使得嵌穴30可能会使得黏着层13部分暴露出来。
帽盖层40是用来完全覆盖金属凸块20,使得金属凸块20得以免于暴露于大气环境中。帽盖层40可以包含多种保护性的材料。如果是铜制成的金属凸块20,帽盖层40可以包含锡、镍、金、钯其中至少一者。如果是金制成的金属凸块20,帽盖层40可以包含锡、镍、钯其中至少一者。如果是银制成的金属凸块20,帽盖层40可以包含锡。如果是钯制成的金属凸块20,帽盖层40可以包含锡。不过,请注意到较厚的帽盖层40可能会减小嵌穴30的尺寸,如图8或图10所绘示,因为较厚的帽盖层40可能会完全填满了嵌穴30,或是使得嵌穴30消失不见。
由于形成在金属凸块20上的帽盖层40是有缘故的,帽盖层40即可以自我对准在金属凸块20上。在本发明的一实施例中,如图7或图8所绘示,帽盖层40只会完全包覆金属凸块20,但又不与金属凸块20形成伴生的合金层。在本发明的另一实施例中,如图9或图10所绘示,形成在金属凸块20上的帽盖层40会与金属凸块20形成伴生的合金层41。
如果有合金41,如图9或图10所绘示,铜、锡、镍、银、金、钯可能会形成多种的合金。例如,铜与锡在不同的条件下,可以形成Cu3Sn、Cu6Sn5、Cu41Sn11、或是Cu10Sn3的合金。特别是,合金41的形成,刻意用来防止金属凸块20在极端的情形下可能穿过帽盖层40。在帽盖层40的保护下,不管有或是没有合金41,金属凸块20都不会暴露于周围的大气环境中,所以在卤素及/或高电场的存在下也不会发生迦凡尼效应(Galvanic effect)效应。
以上所述仅为本发明的较佳实施例,凡依本发明权利要求所做的均等变化与修饰,都应属本发明的涵盖范围。
Claims (16)
1.一种金属凸块结构,其用于一驱动集成电路中并包含:
金属焊垫;
护层,位于该金属焊垫上,并定义出位于该金属焊垫上的一凹穴;
黏着层,位于该凹穴中、位于该金属焊垫上、又部分位于该护层上,其中该黏着层直接接触该金属焊垫与该护层;
金属凸块,部分位于该凹穴中并覆盖该黏着层,且该金属凸块通过熟化步骤来达到所需的硬度;以及
帽盖层,位于该金属凸块上并覆盖该金属凸块,而使得该金属凸块不会暴露出来,其中该帽盖层与该金属凸块通过熟化步骤来形成一合金,以防止该金属凸块穿出该帽盖层。
2.如权利要求1所述的金属凸块结构,其中该金属凸块自行对准于该黏着层。
3.如权利要求1所述的金属凸块结构,其中该帽盖层自行对准于该金属凸块。
4.如权利要求1所述的金属凸块结构,其中该帽盖层、该黏着层、与该护层间具有一嵌穴。
5.如权利要求1所述的金属凸块结构,其中该金属凸块包含铜与金其中一者。
6.如权利要求5所述的金属凸块结构,其中当该金属凸块由铜所组成时该帽盖层包含锡、镍、金、钯其中至少一者,当该金属凸块由金所组成时该帽盖层包含锡、镍、钯其中至少一者。
7.如权利要求1所述的金属凸块结构,在卤素与一高电场其中至少一者的存在下不发生迦凡尼效应效应。
8.如权利要求1所述的金属凸块结构,位在玻璃覆晶封装结构与薄膜覆晶封装结构其中一者中。
9.一种形成一种金属凸块结构的方法,而用于一驱动集成电路中,其包含:
提供一底材,其包含:
金属焊垫;
护层,位于该金属焊垫上,并定义出位于该金属焊垫上的一凹穴;
黏着层,位于该凹穴中、覆盖并直接接触该金属焊垫与该护层;以及
图案化光致抗蚀剂,位于该黏着层上,并包含暴露位于该凹穴中与该护层上的该黏着层的一开口;
以一金属凸块材料填入该开口中;
移除该图案化光致抗蚀剂,使得该金属凸块材料成为位于该黏着层上的一金属凸块;
移除没有被该金属凸块材料所覆盖的该黏着层,以部分暴露位于下方的该护层,并使得该金属凸块熟化以调整其硬度;
形成一帽盖层,以覆盖该金属凸块;
熟化位于该金属凸块上的该帽盖层,而与该金属凸块形成一合金,而防止该金属凸块穿出该帽盖层。
10.如权利要求9所述的形成一种金属凸块结构的方法,其中该帽盖层自行对准于该金属凸块。
11.如权利要求9所述的形成一种金属凸块结构的方法,其中移除该黏着层时,过移除该黏着层,以形成位于该帽盖层、该黏着层、与该护层间的一嵌穴。
12.如权利要求9所述的形成一种金属凸块结构的方法,其中该金属凸块包含铜与金其中一者。
13.如权利要求9所述的形成一种金属凸块结构的方法,其中当该金属凸块由铜所组成时该帽盖层包含锡、镍、金、钯其中至少一者,当该金属凸块由金所组成时该帽盖层包含锡、镍、钯其中至少一者。
14.如权利要求9所述的形成一种金属凸块结构的方法,其中在卤素与一高电场其中至少一者的存在下,该金属凸块不发生迦凡尼效应效应。
15.如权利要求9所述的形成一种金属凸块结构的方法,其中以电镀将该金属凸块材料填入该开口中。
16.如权利要求9所述的形成一种金属凸块结构的方法,其中以无电电镀形成该帽盖层。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361820152P | 2013-05-06 | 2013-05-06 | |
US61/820,152 | 2013-05-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104143543A CN104143543A (zh) | 2014-11-12 |
CN104143543B true CN104143543B (zh) | 2017-10-03 |
Family
ID=51841032
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410181177.6A Active CN104143538B (zh) | 2013-05-06 | 2014-04-30 | 玻璃倒装接合结构 |
CN201410189747.6A Active CN104143539B (zh) | 2013-05-06 | 2014-05-06 | 用于驱动集成电路的金属凸块结构及其制造方法 |
CN201410188528.6A Active CN104143543B (zh) | 2013-05-06 | 2014-05-06 | 金属凸块结构 |
CN201410189758.4A Active CN104143540B (zh) | 2013-05-06 | 2014-05-06 | 薄膜倒装结构、金属凸块结构与形成薄膜倒装结构的方法 |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410181177.6A Active CN104143538B (zh) | 2013-05-06 | 2014-04-30 | 玻璃倒装接合结构 |
CN201410189747.6A Active CN104143539B (zh) | 2013-05-06 | 2014-05-06 | 用于驱动集成电路的金属凸块结构及其制造方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410189758.4A Active CN104143540B (zh) | 2013-05-06 | 2014-05-06 | 薄膜倒装结构、金属凸块结构与形成薄膜倒装结构的方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US10128348B2 (zh) |
KR (3) | KR101611376B1 (zh) |
CN (4) | CN104143538B (zh) |
TW (3) | TWI600129B (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2573137T3 (es) * | 2012-09-14 | 2016-06-06 | Atotech Deutschland Gmbh | Método de metalización de sustratos de célula solar |
US10128175B2 (en) * | 2013-01-29 | 2018-11-13 | Taiwan Semiconductor Manufacturing Company | Packaging methods and packaged semiconductor devices |
DE112016001142B4 (de) * | 2015-03-10 | 2020-01-16 | Mitsubishi Electric Corporation | Leistungs-Halbleitervorrichtung |
US11171194B2 (en) * | 2016-06-24 | 2021-11-09 | Samsung Display Co., Ltd. | Display apparatus |
KR102508527B1 (ko) | 2016-07-01 | 2023-03-09 | 삼성전자주식회사 | 필름형 반도체 패키지 |
KR102420586B1 (ko) | 2017-07-24 | 2022-07-13 | 삼성전자주식회사 | 반도체 장치, 반도체 패키지 및 반도체 패키지의 제조 방법 |
IT201700087318A1 (it) | 2017-07-28 | 2019-01-28 | St Microelectronics Srl | Dispositivo elettronico integrato con regione di redistribuzione e elevata resistenza agli stress meccanici e suo metodo di preparazione |
IT201700087309A1 (it) * | 2017-07-28 | 2019-01-28 | St Microelectronics Srl | Dispositivo elettronico integrato con regione di redistribuzione e elevata resistenza agli stress meccanici |
US10522501B2 (en) * | 2017-11-17 | 2019-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of forming the same |
US10741482B2 (en) | 2017-12-29 | 2020-08-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
JP7122593B2 (ja) * | 2018-05-08 | 2022-08-22 | パナソニックIpマネジメント株式会社 | 半導体装置の製造方法、半導体装置の製造装置、及び半導体装置 |
US11469194B2 (en) * | 2018-08-08 | 2022-10-11 | Stmicroelectronics S.R.L. | Method of manufacturing a redistribution layer, redistribution layer and integrated circuit including the redistribution layer |
CN110854066A (zh) * | 2019-11-28 | 2020-02-28 | 无锡微视传感科技有限公司 | 一种半导体电镀方法 |
WO2021184188A1 (zh) * | 2020-03-17 | 2021-09-23 | 元锦生物科技股份有限公司 | 可拆式接合结构 |
CN111640722B (zh) * | 2020-06-11 | 2022-07-05 | 厦门通富微电子有限公司 | 一种芯片封装方法和芯片封装器件 |
CN111554582B (zh) * | 2020-06-11 | 2022-07-15 | 厦门通富微电子有限公司 | 一种芯片封装方法和芯片封装器件 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101325167A (zh) * | 2007-04-20 | 2008-12-17 | 三星电子株式会社 | 制造具有均匀涂层厚度的半导体器件的方法及相关器件 |
TW201044527A (en) * | 2009-06-11 | 2010-12-16 | Int Semiconductor Tech Ltd | Chip architecture having film-faced metal bumps and semiconductor flip-chip device applied from the same |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4205099A (en) * | 1978-04-14 | 1980-05-27 | Sprague Electric Company | Method for making terminal bumps on semiconductor wafers |
US5508228A (en) * | 1994-02-14 | 1996-04-16 | Microelectronics And Computer Technology Corporation | Compliant electrically connective bumps for an adhesive flip chip integrated circuit device and methods for forming same |
US5707902A (en) * | 1995-02-13 | 1998-01-13 | Industrial Technology Research Institute | Composite bump structure and methods of fabrication |
JP3968554B2 (ja) * | 2000-05-01 | 2007-08-29 | セイコーエプソン株式会社 | バンプの形成方法及び半導体装置の製造方法 |
CN1679154A (zh) * | 2002-05-16 | 2005-10-05 | 新加坡国立大学 | 晶片级无电镀铜法和凸块制备方法,以及用于半导体晶片和微芯片的渡液 |
US7008867B2 (en) * | 2003-02-21 | 2006-03-07 | Aptos Corporation | Method for forming copper bump antioxidation surface |
WO2005008767A2 (en) * | 2003-07-16 | 2005-01-27 | Koninklijke Philips Electronics N.V. | Metal bump with an insulation for the side walls and method of fabricating a chip with such a metal bump |
TWI222198B (en) | 2003-09-04 | 2004-10-11 | Fupo Electronics Corp | Fine pitch gold bump fabrication process and its package article |
JP4718809B2 (ja) | 2004-08-11 | 2011-07-06 | ローム株式会社 | 電子装置およびそれを用いた半導体装置、ならびに半導体装置の製造方法 |
KR100642765B1 (ko) | 2004-09-15 | 2006-11-10 | 삼성전자주식회사 | 하이브리드 범프를 포함하는 미세전자소자칩, 이의패키지, 이를 포함하는 액정디스플레이장치 및 이러한미세전자소자칩의 제조방법 |
TWI286454B (en) * | 2005-03-09 | 2007-09-01 | Phoenix Prec Technology Corp | Electrical connector structure of circuit board and method for fabricating the same |
KR100801073B1 (ko) | 2005-10-06 | 2008-02-11 | 삼성전자주식회사 | 도전성 입자를 포함하는 범프를 구비하는 반도체 칩 및 이의 제조 방법 |
US7601566B2 (en) | 2005-10-18 | 2009-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070267745A1 (en) * | 2006-05-22 | 2007-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including electrically conductive bump and method of manufacturing the same |
JP2007317979A (ja) * | 2006-05-29 | 2007-12-06 | Toshiba Corp | 半導体装置の製造方法 |
KR20080102545A (ko) | 2007-05-21 | 2008-11-26 | 주식회사 엘지화학 | Cof 실장용 2층 동박 적층판 및 그 제조 방법 |
US7713861B2 (en) * | 2007-10-13 | 2010-05-11 | Wan-Ling Yu | Method of forming metallic bump and seal for semiconductor device |
TW201019440A (en) * | 2008-11-03 | 2010-05-16 | Int Semiconductor Tech Ltd | Bumped chip and semiconductor flip-chip device applied from the same |
TWI469288B (zh) | 2009-06-11 | 2015-01-11 | Chipbond Technology Corp | 凸塊化晶片結構及其應用之半導體覆晶裝置 |
KR20110090332A (ko) | 2010-02-03 | 2011-08-10 | 한양대학교 산학협력단 | 이방성 전도 필름을 이용하여 기판이 접합된 반도체 소자 및 기판 접합방법 |
TWM397591U (en) * | 2010-04-22 | 2011-02-01 | Mao Bang Electronic Co Ltd | Bumping structure |
US8298930B2 (en) * | 2010-12-03 | 2012-10-30 | International Business Machines Corporation | Undercut-repair of barrier layer metallurgy for solder bumps and methods thereof |
CN102800599B (zh) * | 2011-05-25 | 2015-03-25 | 颀邦科技股份有限公司 | 凸块工艺及其结构 |
KR20120139115A (ko) * | 2011-06-16 | 2012-12-27 | 삼성디스플레이 주식회사 | 표시 장치 및 그 제조 방법 |
US8643196B2 (en) * | 2011-07-27 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for bump to landing trace ratio |
JP6035714B2 (ja) | 2011-08-17 | 2016-11-30 | ソニー株式会社 | 半導体装置、半導体装置の製造方法、及び、電子機器 |
US20130193570A1 (en) * | 2012-02-01 | 2013-08-01 | Chipbond Technology Corporation | Bumping process and structure thereof |
US8501614B1 (en) * | 2012-03-22 | 2013-08-06 | Chipbond Technology Corporation | Method for manufacturing fine-pitch bumps and structure thereof |
US9646951B2 (en) * | 2013-12-10 | 2017-05-09 | Semiconductor Components Industries, Llc | Method of forming a semiconductor device and structure therefor |
-
2014
- 2014-04-15 TW TW103113751A patent/TWI600129B/zh active
- 2014-04-30 KR KR1020140052382A patent/KR101611376B1/ko active IP Right Grant
- 2014-04-30 CN CN201410181177.6A patent/CN104143538B/zh active Active
- 2014-05-02 KR KR1020140053390A patent/KR101641993B1/ko active IP Right Grant
- 2014-05-05 TW TW103115992A patent/TWI573205B/zh active
- 2014-05-05 US US14/269,209 patent/US10128348B2/en active Active
- 2014-05-05 US US14/269,213 patent/US9450061B2/en active Active
- 2014-05-06 CN CN201410189747.6A patent/CN104143539B/zh active Active
- 2014-05-06 CN CN201410188528.6A patent/CN104143543B/zh active Active
- 2014-05-06 TW TW103116132A patent/TWI600130B/zh active
- 2014-05-06 CN CN201410189758.4A patent/CN104143540B/zh active Active
- 2014-05-07 KR KR1020140054226A patent/KR101611846B1/ko active IP Right Grant
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101325167A (zh) * | 2007-04-20 | 2008-12-17 | 三星电子株式会社 | 制造具有均匀涂层厚度的半导体器件的方法及相关器件 |
TW201044527A (en) * | 2009-06-11 | 2010-12-16 | Int Semiconductor Tech Ltd | Chip architecture having film-faced metal bumps and semiconductor flip-chip device applied from the same |
Also Published As
Publication number | Publication date |
---|---|
TW201444006A (zh) | 2014-11-16 |
TW201444037A (zh) | 2014-11-16 |
CN104143543A (zh) | 2014-11-12 |
US20140327134A1 (en) | 2014-11-06 |
KR101611846B1 (ko) | 2016-04-12 |
CN104143538B (zh) | 2018-01-02 |
TWI573205B (zh) | 2017-03-01 |
US20140327133A1 (en) | 2014-11-06 |
CN104143540B (zh) | 2017-05-03 |
TWI600130B (zh) | 2017-09-21 |
CN104143540A (zh) | 2014-11-12 |
KR20140131884A (ko) | 2014-11-14 |
TWI600129B (zh) | 2017-09-21 |
US10128348B2 (en) | 2018-11-13 |
CN104143539A (zh) | 2014-11-12 |
TW201444042A (zh) | 2014-11-16 |
US9450061B2 (en) | 2016-09-20 |
KR20140131876A (ko) | 2014-11-14 |
KR101611376B1 (ko) | 2016-04-11 |
KR20140131871A (ko) | 2014-11-14 |
CN104143539B (zh) | 2018-04-10 |
KR101641993B1 (ko) | 2016-07-22 |
CN104143538A (zh) | 2014-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104143543B (zh) | 金属凸块结构 | |
CN1882224B (zh) | 配线基板及其制造方法 | |
JP2007214572A (ja) | ベアチップ内蔵型印刷回路基板及びその製造方法 | |
CN103426817B (zh) | 半导体装置及其制造方法 | |
US7698813B2 (en) | Method for fabricating conductive blind via of circuit substrate | |
TW200828553A (en) | A capacitance element embedded in semiconductor package substrate structure and method for fabricating TME same | |
CN105489565B (zh) | 嵌埋元件的封装结构及其制法 | |
CN108417550A (zh) | 半导体装置及其制造方法 | |
TWI484614B (zh) | 佈線結構及其製造方法,以及電子裝置及其製造方法 | |
TW201227898A (en) | Package substrate and fabrication method thereof | |
JP2008258511A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP4794527B2 (ja) | 半導体装置及びその製造方法 | |
TWI334207B (en) | Method for fabricating alloy conductive bump of electrical connecting pad of circuit board | |
JP6784176B2 (ja) | 配線構造、電子装置、及び、配線構造の製造方法 | |
CN106252315A (zh) | 封装结构及其制造方法 | |
TWI305406B (en) | Method for fabricating a packaging substrate | |
CN100527403C (zh) | 一种晶片金属引线及其制作方法 | |
TWI321595B (en) | Circuit substrate and method for fabricating plating through hole | |
TWI337398B (en) | Packaging substrate structure and method for fabricating thereof | |
JP6836615B2 (ja) | 半導体装置および半導体装置の製造方法 | |
KR101008422B1 (ko) | 인쇄회로기판 제조방법 | |
JP2009070699A (ja) | 電極接続部材、電子部品および接続構造 | |
TWI498968B (zh) | 半導體製程 | |
TWI247363B (en) | A substrate structure having solid micro vias and manufacture method thereof | |
TW200536964A (en) | Electroplating method for bonding pad |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |