TWI257131B - Manufacturing method semiconductor device and semiconductor device - Google Patents
Manufacturing method semiconductor device and semiconductor deviceInfo
- Publication number
- TWI257131B TWI257131B TW091132255A TW91132255A TWI257131B TW I257131 B TWI257131 B TW I257131B TW 091132255 A TW091132255 A TW 091132255A TW 91132255 A TW91132255 A TW 91132255A TW I257131 B TWI257131 B TW I257131B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- buried
- wiring
- manufacturing
- gas
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/662—Laminate layers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/6903—Inorganic materials containing silicon
- H10P14/6905—Inorganic materials containing silicon being a silicon carbide or silicon carbonitride and not containing oxygen, e.g. SiC or SiC:H
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
- H10P52/40—Chemomechanical polishing [CMP]
- H10P52/403—Chemomechanical polishing [CMP] of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P70/00—Cleaning of wafers, substrates or parts of devices
- H10P70/20—Cleaning during device manufacture
- H10P70/27—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
- H10P70/277—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers the processing being a planarisation of conductive layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/94—Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/062—Manufacture or treatment of conductive parts of the interconnections by smoothing of conductive parts, e.g. by planarisation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H10W20/075—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers of multilayered thin functional dielectric layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
- H10W20/096—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by contacting with gases, liquids or plasmas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
- H10W20/097—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by thermally treating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
- H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
- H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
- H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
- H10D64/664—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a barrier layer between the layer of silicon and an upper metal or metal silicide layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
- H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
- H10P14/6682—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/694—Inorganic materials composed of nitrides
- H10P14/6943—Inorganic materials composed of nitrides containing silicon
- H10P14/69433—Inorganic materials composed of nitrides containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
- H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
- H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
- H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
- H10W20/084—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001341339A JP2003142579A (ja) | 2001-11-07 | 2001-11-07 | 半導体装置の製造方法および半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200305953A TW200305953A (en) | 2003-11-01 |
| TWI257131B true TWI257131B (en) | 2006-06-21 |
Family
ID=19155372
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW091132255A TWI257131B (en) | 2001-11-07 | 2002-10-31 | Manufacturing method semiconductor device and semiconductor device |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6730594B2 (enExample) |
| JP (1) | JP2003142579A (enExample) |
| KR (1) | KR20030038456A (enExample) |
| CN (1) | CN1314100C (enExample) |
| TW (1) | TWI257131B (enExample) |
Families Citing this family (78)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002001627A1 (en) | 2000-06-26 | 2002-01-03 | Hitachi, Ltd. | Semiconductor device and method manufacturing the same |
| CN100352036C (zh) | 2002-10-17 | 2007-11-28 | 株式会社瑞萨科技 | 半导体器件及其制造方法 |
| US7825516B2 (en) * | 2002-12-11 | 2010-11-02 | International Business Machines Corporation | Formation of aligned capped metal lines and interconnections in multilevel semiconductor structures |
| KR100459733B1 (ko) * | 2002-12-30 | 2004-12-03 | 삼성전자주식회사 | 이중 캡핑막을 갖는 반도체 소자의 배선 및 그 형성 방법 |
| KR20040060563A (ko) * | 2002-12-30 | 2004-07-06 | 동부전자 주식회사 | 반도체 소자 제조방법 및 구조 |
| JP4209212B2 (ja) * | 2003-01-30 | 2009-01-14 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP2004235548A (ja) * | 2003-01-31 | 2004-08-19 | Nec Electronics Corp | 半導体装置およびその製造方法 |
| JP4454242B2 (ja) | 2003-03-25 | 2010-04-21 | 株式会社ルネサステクノロジ | 半導体装置およびその製造方法 |
| JP4638140B2 (ja) * | 2003-07-09 | 2011-02-23 | マグナチップセミコンダクター有限会社 | 半導体素子の銅配線形成方法 |
| JP2005116801A (ja) * | 2003-10-08 | 2005-04-28 | Toshiba Corp | 半導体装置の製造方法 |
| JP4230334B2 (ja) * | 2003-10-31 | 2009-02-25 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
| CN100433294C (zh) * | 2004-01-13 | 2008-11-12 | 东京毅力科创株式会社 | 半导体装置的制造方法以及成膜系统 |
| KR20060043082A (ko) * | 2004-02-24 | 2006-05-15 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체장치의 제조방법 |
| JP4478038B2 (ja) | 2004-02-27 | 2010-06-09 | 株式会社半導体理工学研究センター | 半導体装置及びその製造方法 |
| JP3910973B2 (ja) * | 2004-04-22 | 2007-04-25 | 株式会社東芝 | 半導体装置の製造方法 |
| WO2006001356A1 (ja) | 2004-06-24 | 2006-01-05 | Nec Corporation | 半導体装置及びその製造方法 |
| JP4854938B2 (ja) * | 2004-07-06 | 2012-01-18 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| CN100465786C (zh) * | 2004-08-24 | 2009-03-04 | 华新丽华股份有限公司 | 光学微机电元件及其制造方法 |
| JP4493444B2 (ja) * | 2004-08-26 | 2010-06-30 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
| JP4903373B2 (ja) * | 2004-09-02 | 2012-03-28 | ローム株式会社 | 半導体装置の製造方法 |
| JP4371092B2 (ja) | 2004-12-14 | 2009-11-25 | セイコーエプソン株式会社 | 静電アクチュエータ、液滴吐出ヘッド及びその製造方法、液滴吐出装置並びにデバイス |
| DE102004063264B4 (de) * | 2004-12-29 | 2009-07-30 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zum Ausbilden elektrischer Verbindungen in einer Halbleiterstruktur |
| JP2006216937A (ja) * | 2005-01-06 | 2006-08-17 | Ebara Corp | 基板処理方法及び装置 |
| JP2006253666A (ja) * | 2005-02-10 | 2006-09-21 | Nec Electronics Corp | 半導体装置およびその製造方法 |
| US7368383B2 (en) * | 2005-05-24 | 2008-05-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hillock reduction in copper films |
| JP4987254B2 (ja) * | 2005-06-22 | 2012-07-25 | 株式会社東芝 | 半導体装置の製造方法 |
| US20070040501A1 (en) | 2005-08-18 | 2007-02-22 | Aitken Bruce G | Method for inhibiting oxygen and moisture degradation of a device and the resulting device |
| US7829147B2 (en) | 2005-08-18 | 2010-11-09 | Corning Incorporated | Hermetically sealing a device without a heat treating step and the resulting hermetically sealed device |
| US20080206589A1 (en) * | 2007-02-28 | 2008-08-28 | Bruce Gardiner Aitken | Low tempertature sintering using Sn2+ containing inorganic materials to hermetically seal a device |
| US7722929B2 (en) * | 2005-08-18 | 2010-05-25 | Corning Incorporated | Sealing technique for decreasing the time it takes to hermetically seal a device and the resulting hermetically sealed device |
| US8771804B2 (en) | 2005-08-31 | 2014-07-08 | Lam Research Corporation | Processes and systems for engineering a copper surface for selective metal deposition |
| US7572741B2 (en) | 2005-09-16 | 2009-08-11 | Cree, Inc. | Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen |
| US7785658B2 (en) * | 2005-10-07 | 2010-08-31 | Asm Japan K.K. | Method for forming metal wiring structure |
| US20070082130A1 (en) * | 2005-10-07 | 2007-04-12 | Asm Japan K.K. | Method for foming metal wiring structure |
| US20070080455A1 (en) * | 2005-10-11 | 2007-04-12 | International Business Machines Corporation | Semiconductors and methods of making |
| US7863183B2 (en) * | 2006-01-18 | 2011-01-04 | International Business Machines Corporation | Method for fabricating last level copper-to-C4 connection with interfacial cap structure |
| JP5263482B2 (ja) * | 2006-02-06 | 2013-08-14 | 日本電気株式会社 | 多層配線構造および多層配線の製造方法 |
| KR20080098514A (ko) * | 2006-02-06 | 2008-11-10 | 텔 에피온 인크 | 구리 인터커넥트 배선 및 이를 형성하기 위한 방법 및 장치 |
| JP2007287890A (ja) * | 2006-04-14 | 2007-11-01 | Kochi Univ Of Technology | 絶縁膜の成膜方法、半導体装置の製法、プラズマcvd装置 |
| JP2007311560A (ja) * | 2006-05-18 | 2007-11-29 | Toshiba Corp | 半導体装置 |
| US20080048178A1 (en) * | 2006-08-24 | 2008-02-28 | Bruce Gardiner Aitken | Tin phosphate barrier film, method, and apparatus |
| CN101558186B (zh) * | 2006-08-30 | 2015-01-14 | 朗姆研究公司 | 对基板表面做预先处理以进行金属沉积的工艺和集成系统 |
| TW200826233A (en) * | 2006-12-15 | 2008-06-16 | Touch Micro System Tech | Method of fabricating metal interconnects and inter-metal dielectric layer thereof |
| JP5010265B2 (ja) * | 2006-12-18 | 2012-08-29 | 株式会社東芝 | 半導体装置の製造方法 |
| KR100842499B1 (ko) * | 2006-12-28 | 2008-07-01 | 동부일렉트로닉스 주식회사 | 반도체장치의 제조방법 |
| JP5357401B2 (ja) * | 2007-03-22 | 2013-12-04 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US20080265416A1 (en) * | 2007-04-27 | 2008-10-30 | Shen-Nan Lee | Metal line formation using advaced CMP slurry |
| JP2008294080A (ja) * | 2007-05-22 | 2008-12-04 | Sanyo Electric Co Ltd | 太陽電池セル及び太陽電池セルの製造方法 |
| US8047899B2 (en) * | 2007-07-26 | 2011-11-01 | Macronix International Co., Ltd. | Pad and method for chemical mechanical polishing |
| JP5193542B2 (ja) * | 2007-09-20 | 2013-05-08 | パナソニック株式会社 | 半導体装置の製造方法 |
| US8202810B2 (en) * | 2008-01-09 | 2012-06-19 | Spansion Llc | Low-H plasma treatment with N2 anneal for electronic memory devices |
| US20090258487A1 (en) * | 2008-04-14 | 2009-10-15 | Keng-Chu Lin | Method for Improving the Reliability of Low-k Dielectric Materials |
| US8334204B2 (en) | 2008-07-24 | 2012-12-18 | Tokyo Electron Limited | Semiconductor device and manufacturing method therefor |
| JP5559775B2 (ja) * | 2009-04-30 | 2014-07-23 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| KR101032624B1 (ko) * | 2009-06-22 | 2011-05-06 | 엘지전자 주식회사 | 태양 전지 및 그 제조 방법 |
| US8115097B2 (en) | 2009-11-19 | 2012-02-14 | International Business Machines Corporation | Grid-line-free contact for a photovoltaic cell |
| JP5671253B2 (ja) * | 2010-05-07 | 2015-02-18 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP5537657B2 (ja) * | 2010-06-24 | 2014-07-02 | 富士通株式会社 | 配線構造の形成方法、半導体装置の製造方法、基板処理装置 |
| US8518818B2 (en) * | 2011-09-16 | 2013-08-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reverse damascene process |
| CN103187266B (zh) * | 2011-12-31 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | 刻蚀停止层及铜互连的形成方法 |
| US9627256B2 (en) * | 2013-02-27 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit interconnects and methods of making same |
| US9147779B2 (en) * | 2013-05-01 | 2015-09-29 | The Boeing Company | Solar cell by-pass diode with improved metal contacts |
| CN104919576B (zh) * | 2013-11-08 | 2020-09-04 | 瑞萨电子株式会社 | 半导体器件及其制造方法 |
| JP6310816B2 (ja) * | 2014-08-26 | 2018-04-11 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| KR102399345B1 (ko) | 2014-11-12 | 2022-05-19 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
| US10090396B2 (en) * | 2015-07-20 | 2018-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating metal gate devices and resulting structures |
| US9711397B1 (en) * | 2016-03-18 | 2017-07-18 | Applied Materials, Inc. | Cobalt resistance recovery by hydrogen anneal |
| US9754827B1 (en) | 2016-04-29 | 2017-09-05 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and fabrication method thereof |
| CN110034017A (zh) * | 2017-12-07 | 2019-07-19 | 微材料有限责任公司 | 用于使金属和阻挡层-衬垫可控凹陷的方法 |
| US10741497B2 (en) * | 2018-02-15 | 2020-08-11 | Globalfoundries Inc. | Contact and interconnect structures |
| KR102668080B1 (ko) | 2018-07-24 | 2024-05-22 | 삼성전자주식회사 | 반도체 소자 |
| US10998293B2 (en) * | 2019-06-14 | 2021-05-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating semiconductor structure |
| JP6946374B2 (ja) * | 2019-06-20 | 2021-10-06 | 株式会社Kokusai Electric | 半導体装置の製造方法、基板処理装置、およびプログラム |
| RU2745586C1 (ru) * | 2020-01-22 | 2021-03-29 | Федеральное государственное бюджетное образовательное учреждение высшего образования "Кабардино-Балкарский государственный университет им. Х.М. Бербекова" (КБГУ) | Способ изготовления полупроводникового прибора |
| JP7486123B2 (ja) * | 2020-07-02 | 2024-05-17 | パナソニックIpマネジメント株式会社 | ガスセンサ装置 |
| US11854822B2 (en) * | 2021-03-12 | 2023-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Anti-oxidation layer to prevent dielectric loss from planarization process |
| CN114751367A (zh) * | 2022-04-08 | 2022-07-15 | 北京海创微芯科技有限公司 | 一种微系统薄膜平坦化方法 |
| CN117153813A (zh) * | 2022-05-24 | 2023-12-01 | 屹世半导体(上海)有限公司 | 高压隔离器件及其制作方法 |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1244891C (zh) * | 1992-08-27 | 2006-03-08 | 株式会社半导体能源研究所 | 有源矩阵显示器 |
| KR0144956B1 (ko) * | 1994-06-10 | 1998-08-17 | 김광호 | 반도체 장치의 배선 구조 및 그 형성방법 |
| JPH09260492A (ja) * | 1996-03-25 | 1997-10-03 | Toshiba Corp | 半導体装置の製造方法 |
| KR100221583B1 (ko) * | 1996-06-28 | 1999-09-15 | 김영환 | 반도체 소자의 금속 층간 절연막 형성 방법 |
| KR100289975B1 (ko) * | 1996-07-09 | 2001-06-01 | 니시무로 타이죠 | 반도체장치의제조방법및반도체장치 |
| JP3997494B2 (ja) | 1996-09-17 | 2007-10-24 | ソニー株式会社 | 半導体装置 |
| JPH10335458A (ja) * | 1997-05-30 | 1998-12-18 | Nec Corp | 半導体装置及びその製造方法 |
| JP3660799B2 (ja) * | 1997-09-08 | 2005-06-15 | 株式会社ルネサステクノロジ | 半導体集積回路装置の製造方法 |
| JPH11135506A (ja) * | 1997-10-31 | 1999-05-21 | Nec Corp | 半導体装置の製造方法 |
| JP3211950B2 (ja) * | 1998-01-19 | 2001-09-25 | 日本電気株式会社 | 半導体装置およびその製造方法 |
| JPH11233621A (ja) * | 1998-02-16 | 1999-08-27 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| JPH11233630A (ja) | 1998-02-18 | 1999-08-27 | Sony Corp | 半導体装置の製造方法およびこれを用いた半導体装置 |
| JP3305251B2 (ja) | 1998-02-26 | 2002-07-22 | 松下電器産業株式会社 | 配線構造体の形成方法 |
| JP3362662B2 (ja) * | 1998-03-11 | 2003-01-07 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP3248492B2 (ja) * | 1998-08-14 | 2002-01-21 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| JP3180779B2 (ja) * | 1998-10-05 | 2001-06-25 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP2000133710A (ja) | 1998-10-26 | 2000-05-12 | Tokyo Electron Ltd | 半導体装置及びその製造方法 |
| JP2000252286A (ja) | 1999-02-25 | 2000-09-14 | Nec Corp | 半導体装置の製造方法 |
| JP3353743B2 (ja) | 1999-05-18 | 2002-12-03 | 日本電気株式会社 | 半導体装置とその製造方法 |
| JP2001196373A (ja) * | 2000-01-13 | 2001-07-19 | Mitsubishi Electric Corp | 半導体装置の製造方法及び半導体装置 |
| JP4057762B2 (ja) * | 2000-04-25 | 2008-03-05 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
| KR100398037B1 (ko) * | 2000-12-05 | 2003-09-19 | 주식회사 하이닉스반도체 | 플래쉬 메모리 제조 방법 |
-
2001
- 2001-11-07 JP JP2001341339A patent/JP2003142579A/ja active Pending
-
2002
- 2002-10-25 US US10/279,827 patent/US6730594B2/en not_active Expired - Lifetime
- 2002-10-31 TW TW091132255A patent/TWI257131B/zh active
- 2002-11-06 KR KR1020020068378A patent/KR20030038456A/ko not_active Withdrawn
- 2002-11-07 CN CNB02150282XA patent/CN1314100C/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR20030038456A (ko) | 2003-05-16 |
| CN1417852A (zh) | 2003-05-14 |
| CN1314100C (zh) | 2007-05-02 |
| TW200305953A (en) | 2003-11-01 |
| US20030087513A1 (en) | 2003-05-08 |
| JP2003142579A (ja) | 2003-05-16 |
| US6730594B2 (en) | 2004-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI257131B (en) | Manufacturing method semiconductor device and semiconductor device | |
| TW200737407A (en) | Semiconductor device and method of manufacturing semiconductor device | |
| TW564485B (en) | Semiconductor device | |
| MY131086A (en) | Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates | |
| KR960008558B1 (en) | Low resistance contact structure and manufacturing method of high integrated semiconductor device | |
| TWI268534B (en) | Semiconductor device and method for making same | |
| SG145562A1 (en) | Structure and method for fabricating a bond pad structure | |
| WO2002054495A3 (en) | Metal oxynitrides on monocrystalline substrates | |
| TW200601483A (en) | Semiconductor device and method for fabricating the same | |
| KR970072102A (ko) | 반도체장치 및 그 제조방법 | |
| JP2010118513A (ja) | 半導体装置の製造方法及び半導体装置 | |
| SG140454A1 (en) | Soi chip with recess-resistant buried insulator and method of manufacturing the same | |
| SG125927A1 (en) | Silicon-on-insulator ulsi devices with multiple s ilicon film thicknesses | |
| TW200729491A (en) | Silicon carbide semiconductor device and method for producing the same | |
| EP1284500A3 (en) | Semiconductor device and method of manufacturing the same | |
| WO2008081824A1 (ja) | 半導体装置およびその製造方法 | |
| US20050167841A1 (en) | Use of supercritical fluid for low effective dielectric constant metallization | |
| WO2002023625A8 (en) | Semiconductor device and fabrication method therefor | |
| WO2005048318A3 (en) | Nitride metal oxide semiconductor integrated transistor devices | |
| EP1583142A3 (en) | Deposition method and semiconductor device | |
| TW200721443A (en) | Interlayer insulation film and wiring structure, and method of producing the same | |
| WO2003003458A3 (en) | Power pads for application of high current per bond pad in silicon technology | |
| EP1233447A3 (en) | Semiconductor device | |
| WO2003083935A1 (en) | Semiconductor device and its manufacturing method | |
| EP1158577A3 (en) | Method for forming an insulating film with low dielectric constant |