JP6168961B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6168961B2 JP6168961B2 JP2013212639A JP2013212639A JP6168961B2 JP 6168961 B2 JP6168961 B2 JP 6168961B2 JP 2013212639 A JP2013212639 A JP 2013212639A JP 2013212639 A JP2013212639 A JP 2013212639A JP 6168961 B2 JP6168961 B2 JP 6168961B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor device
- insulating film
- corner portion
- field plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/665—Vertical DMOS [VDMOS] FETs having edge termination structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/104—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices having particular shapes of the bodies at or near reverse-biased junctions, e.g. having bevels or moats
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/112—Field plates comprising multiple field plate segments
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/411—PN diodes having planar bodies
Landscapes
- Electrodes Of Semiconductors (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013212639A JP6168961B2 (ja) | 2013-10-10 | 2013-10-10 | 半導体装置 |
| US14/220,007 US9871109B2 (en) | 2013-10-10 | 2014-03-19 | Semiconductor device |
| DE102014208306.0A DE102014208306B4 (de) | 2013-10-10 | 2014-05-02 | Halbleitervorrichtung |
| KR20140057576A KR20150042125A (ko) | 2013-10-10 | 2014-05-14 | 반도체장치 |
| CN201410225111.2A CN104576710B (zh) | 2013-10-10 | 2014-05-26 | 半导体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013212639A JP6168961B2 (ja) | 2013-10-10 | 2013-10-10 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015076544A JP2015076544A (ja) | 2015-04-20 |
| JP2015076544A5 JP2015076544A5 (enExample) | 2016-02-25 |
| JP6168961B2 true JP6168961B2 (ja) | 2017-07-26 |
Family
ID=52738202
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013212639A Active JP6168961B2 (ja) | 2013-10-10 | 2013-10-10 | 半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9871109B2 (enExample) |
| JP (1) | JP6168961B2 (enExample) |
| KR (1) | KR20150042125A (enExample) |
| CN (1) | CN104576710B (enExample) |
| DE (1) | DE102014208306B4 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6185440B2 (ja) * | 2014-09-16 | 2017-08-23 | 株式会社東芝 | 半導体装置 |
| DE102016120301A1 (de) * | 2016-10-25 | 2018-04-26 | Infineon Technologies Ag | Leistungshalbleitervorrichtungs-Abschlussstruktur |
| CN106783970B (zh) * | 2016-11-22 | 2020-05-08 | 中国电子科技集团公司第五十五研究所 | 一种射频vdmos晶体管的场板结构及其制备方法 |
| CN107068567B (zh) * | 2016-11-22 | 2020-01-24 | 中国电子科技集团公司第五十五研究所 | 一种射频vdmos晶体管的金属栅与场板结构及其制备方法 |
| JP6828472B2 (ja) * | 2017-02-01 | 2021-02-10 | 富士電機株式会社 | 半導体装置 |
| CN110447096B (zh) * | 2017-08-31 | 2022-12-27 | 新电元工业株式会社 | 半导体装置 |
| JP2019054170A (ja) | 2017-09-15 | 2019-04-04 | 株式会社東芝 | 半導体装置 |
| JP7024277B2 (ja) | 2017-09-20 | 2022-02-24 | 株式会社デンソー | 半導体装置 |
| CN109713032B (zh) * | 2018-12-28 | 2020-12-18 | 电子科技大学 | 一种抗辐射半导体器件终端结构 |
| CN110164955A (zh) * | 2019-05-28 | 2019-08-23 | 深圳市桦沣实业有限公司 | 一种横向变掺杂终端结构 |
| KR102633398B1 (ko) * | 2021-05-27 | 2024-02-06 | 에스케이키파운드리 주식회사 | 반도체 소자를 위한 딥 트렌치 마스크 레이아웃 설계 방법 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW523816B (en) * | 2000-06-16 | 2003-03-11 | Gen Semiconductor Inc | Semiconductor trench device with enhanced gate oxide integrity structure |
| DE10339488B3 (de) * | 2003-08-27 | 2005-04-14 | Infineon Technologies Ag | Laterales Halbleiterbauelement mit einer wenigstens eine Feldelektrode aufweisenden Driftzone |
| JP4731816B2 (ja) * | 2004-01-26 | 2011-07-27 | 三菱電機株式会社 | 半導体装置 |
| JP2009099863A (ja) * | 2007-10-18 | 2009-05-07 | Toshiba Corp | 半導体装置、及び半導体装置の製造方法 |
| JP2009164486A (ja) | 2008-01-09 | 2009-07-23 | Toyota Motor Corp | 縦型ダイオードとその製造方法 |
| JP5391447B2 (ja) * | 2009-04-06 | 2014-01-15 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| JP5409247B2 (ja) | 2009-10-13 | 2014-02-05 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2011100877A (ja) * | 2009-11-06 | 2011-05-19 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP5489791B2 (ja) * | 2010-03-10 | 2014-05-14 | 三菱電機株式会社 | 電力用半導体装置の製造方法 |
| JP5517688B2 (ja) * | 2010-03-24 | 2014-06-11 | 三菱電機株式会社 | 半導体装置 |
| JP2011204935A (ja) * | 2010-03-26 | 2011-10-13 | Mitsubishi Electric Corp | 半導体装置とその製造方法 |
| JP2012244071A (ja) | 2011-05-23 | 2012-12-10 | Semiconductor Components Industries Llc | 絶縁ゲート型半導体装置 |
| US9224852B2 (en) * | 2011-08-25 | 2015-12-29 | Alpha And Omega Semiconductor Incorporated | Corner layout for high voltage semiconductor devices |
| JP5640969B2 (ja) * | 2011-12-26 | 2014-12-17 | 三菱電機株式会社 | 半導体素子 |
| JP5637154B2 (ja) * | 2012-02-22 | 2014-12-10 | トヨタ自動車株式会社 | 半導体装置 |
| JP5863574B2 (ja) * | 2012-06-20 | 2016-02-16 | 株式会社東芝 | 半導体装置 |
-
2013
- 2013-10-10 JP JP2013212639A patent/JP6168961B2/ja active Active
-
2014
- 2014-03-19 US US14/220,007 patent/US9871109B2/en active Active
- 2014-05-02 DE DE102014208306.0A patent/DE102014208306B4/de active Active
- 2014-05-14 KR KR20140057576A patent/KR20150042125A/ko not_active Ceased
- 2014-05-26 CN CN201410225111.2A patent/CN104576710B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US9871109B2 (en) | 2018-01-16 |
| DE102014208306B4 (de) | 2021-06-17 |
| DE102014208306A1 (de) | 2015-04-16 |
| JP2015076544A (ja) | 2015-04-20 |
| CN104576710A (zh) | 2015-04-29 |
| KR20150042125A (ko) | 2015-04-20 |
| US20150102452A1 (en) | 2015-04-16 |
| CN104576710B (zh) | 2017-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6168961B2 (ja) | 半導体装置 | |
| JP5396756B2 (ja) | 半導体装置 | |
| JP5449094B2 (ja) | 半導体装置 | |
| JP5406171B2 (ja) | SiC半導体装置 | |
| US9337268B2 (en) | SiC devices with high blocking voltage terminated by a negative bevel | |
| JP5376365B2 (ja) | 半導体装置 | |
| US9455326B2 (en) | Wide bandgap semiconductor device | |
| US9196488B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP6833848B2 (ja) | 面積効率の良いフローティングフィールドリング終端 | |
| JP2008004643A (ja) | 半導体装置 | |
| CN103426911B (zh) | 半导体装置 | |
| JP2008294214A (ja) | 半導体装置 | |
| JP6146097B2 (ja) | 半導体装置 | |
| JP6804379B2 (ja) | 半導体装置 | |
| JP5735611B2 (ja) | SiC半導体装置 | |
| CN108538925A (zh) | 一种碳化硅结势垒肖特基二极管 | |
| JP4631268B2 (ja) | 半導体装置 | |
| JP3875245B2 (ja) | 半導体装置 | |
| WO2015040675A1 (ja) | 半導体装置、電力変換装置、鉄道車両、および半導体装置の製造方法 | |
| JP5520024B2 (ja) | 半導体装置、及びその製造方法 | |
| JP6259931B2 (ja) | 半導体装置および電力変換装置 | |
| JP6271078B2 (ja) | 半導体装置および電力変換装置 | |
| JP2011071160A (ja) | 半導体装置 | |
| JP2019504485A (ja) | 超格子構造を有する半導体トランジスタ | |
| JP2007027440A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151222 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20151222 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161215 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161220 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170217 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170314 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170509 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170530 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170627 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6168961 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |