JP2008219019A - 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 - Google Patents
基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 Download PDFInfo
- Publication number
- JP2008219019A JP2008219019A JP2008059031A JP2008059031A JP2008219019A JP 2008219019 A JP2008219019 A JP 2008219019A JP 2008059031 A JP2008059031 A JP 2008059031A JP 2008059031 A JP2008059031 A JP 2008059031A JP 2008219019 A JP2008219019 A JP 2008219019A
- Authority
- JP
- Japan
- Prior art keywords
- support
- layer
- seed layer
- manufacturing
- effective
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 71
- 239000000758 substrate Substances 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 31
- 239000000463 material Substances 0.000 claims abstract description 48
- 238000000407 epitaxy Methods 0.000 claims abstract description 9
- 230000010070 molecular adhesion Effects 0.000 claims abstract description 4
- 238000012546 transfer Methods 0.000 claims abstract description 4
- 239000003351 stiffener Substances 0.000 claims abstract description 3
- 230000006978 adaptation Effects 0.000 claims abstract 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 48
- 229910002601 GaN Inorganic materials 0.000 claims description 47
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 44
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 24
- 229910052594 sapphire Inorganic materials 0.000 claims description 17
- 239000010980 sapphire Substances 0.000 claims description 17
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 15
- 239000013078 crystal Substances 0.000 claims description 15
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 14
- 239000010703 silicon Substances 0.000 claims description 14
- 238000000926 separation method Methods 0.000 claims description 12
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 12
- LNTHITQWFMADLM-UHFFFAOYSA-N gallic acid Chemical compound OC(=O)C1=CC(O)=C(O)C(O)=C1 LNTHITQWFMADLM-UHFFFAOYSA-N 0.000 claims description 9
- 230000003287 optical effect Effects 0.000 claims description 9
- 239000000853 adhesive Substances 0.000 claims description 7
- 230000001070 adhesive effect Effects 0.000 claims description 7
- 239000000126 substance Substances 0.000 claims description 6
- 229910052779 Neodymium Inorganic materials 0.000 claims description 5
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 claims description 5
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- 238000010438 heat treatment Methods 0.000 claims description 2
- MNKMDLVKGZBOEW-UHFFFAOYSA-M lithium;3,4,5-trihydroxybenzoate Chemical compound [Li+].OC1=CC(C([O-])=O)=CC(O)=C1O MNKMDLVKGZBOEW-UHFFFAOYSA-M 0.000 claims description 2
- 230000003313 weakening effect Effects 0.000 claims description 2
- 239000011787 zinc oxide Substances 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 claims 1
- 230000008569 process Effects 0.000 abstract description 12
- 239000010408 film Substances 0.000 description 35
- 238000000151 deposition Methods 0.000 description 14
- 229910052814 silicon oxide Inorganic materials 0.000 description 13
- 239000010409 thin film Substances 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 230000008021 deposition Effects 0.000 description 10
- 230000035882 stress Effects 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000002513 implantation Methods 0.000 description 7
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 229910003460 diamond Inorganic materials 0.000 description 5
- 239000010432 diamond Substances 0.000 description 5
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 5
- 229910000807 Ga alloy Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000012808 vapor phase Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 238000001534 heteroepitaxy Methods 0.000 description 3
- 229910052738 indium Inorganic materials 0.000 description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 3
- 238000001451 molecular beam epitaxy Methods 0.000 description 3
- 230000007935 neutral effect Effects 0.000 description 3
- 229910052582 BN Inorganic materials 0.000 description 2
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000006225 natural substrate Substances 0.000 description 2
- 239000000615 nonconductor Substances 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000008646 thermal stress Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000846 In alloy Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 description 1
- 208000012868 Overgrowth Diseases 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000010923 batch production Methods 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- -1 copper (e.g. Chemical class 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005868 electrolysis reaction Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000003325 follicular Effects 0.000 description 1
- 229940074391 gallic acid Drugs 0.000 description 1
- 235000004515 gallic acid Nutrition 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 229910052744 lithium Inorganic materials 0.000 description 1
- GQYHUHYESMUTHG-UHFFFAOYSA-N lithium niobate Chemical compound [Li+].[O-][Nb](=O)=O GQYHUHYESMUTHG-UHFFFAOYSA-N 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 150000003839 salts Chemical class 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 238000013518 transcription Methods 0.000 description 1
- 230000035897 transcription Effects 0.000 description 1
- 238000011426 transformation method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
- C30B29/406—Gallium nitride
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Recrystallisation Techniques (AREA)
- Light Receiving Elements (AREA)
- Polymers With Sulfur, Phosphorus Or Metals In The Main Chain (AREA)
- Led Devices (AREA)
- Footwear And Its Accessory, Manufacturing Method And Apparatuses (AREA)
- Manufacture Of Macromolecular Shaped Articles (AREA)
- Luminescent Compositions (AREA)
Abstract
【解決手段】接着界面に分子付着によりサポート12上にシード層2を転写し、シード層上に有効層16のエピタキシーを形成し、ついで、有効層16の上に補剛材基板を直接接着し、サポート12の取り除きの工程とを含み、前記サポート12が、熱膨張率が有効層16の熱膨張率の0.7倍から3倍の材料から構成されており、かつ、シード層2がサポート12および有効層16の熱膨張の適応に適したものである製造方法。
【選択図】図2
Description
−接着界面において分子付着によりサポート上にシード層を転写し、
−シード層への有効層のエピタキシー、次いで
−シード層と該有効層により構成された組立体を、接着界面におけるサポートに対し分離させるために応力を印加する。
例として下に掲げた表1は幾つかの材料の単位鎖胞パラメータおよび熱膨張率を一つにまとめたものであり、有効層の材料として、あるいはシード層またはサポート基板の材料として、本発明による方法の実施に使用される可能性のあるものである。
−図1は、本発明による方法の一実施例のそれぞれの工程を概略的に示したものであり、
−図2は、本発明による方法の他の実施例のそれぞれの工程を概略的に示したものであり、
−図3は、本発明による方法のさらに他の実施例のそれぞれの工程を概略的に示したものであり、また
−図4は、本発明による方法の変形形態に使用することができる、四つのシード層を有する中間サポートの斜視図を概略的に示したものである。
−原子種注入を受けるソース基板6の表面に結合層10を実現するためのアモルファス材料からなる膜の形成、もう一つの結合層11を実現するためのサポート12の表面にアモルファス材料からなる膜の形成、
−脆弱化領域8を形成するためのソース基板6の深さに従った原子種の注入、
−結合層10および11の接触100、
−脆弱化領域8の面におけるソース基板6からシード層2の分離200、および
−脆弱化領域8に対応したシード層2の表面における有効層16の堆積300。
下の表2は、上述の第一の実施態様において使用可能な材料の例を一つにまとめたものである。
表2の第一列に対応する実施例によると、単結晶炭化シリコンからなるシード層2の上に窒化ガリウムからなる有効層16を実現し、該シード層自身は多結晶炭化シリコンからなるサポート12の上にあり、また酸化シリコンからなる結合層10および11はサポート12とシード層2の間に挿入される。
この実施例(上記の表の第二列)により、実施例1と同様の構造体を実現し、ここにおいては炭化シリコンからなるシード層2の代わりにシリコン{111}からなるシード層2を使用する。
この実施例(上記の表の第三列)により、実施例1および2と同様の構造体を実現し、ここにおいては、シード層2はサファイアで構成される。
この実施例(上記の表の第四列)により、実施例1から3と同様の構造体を実現し、ここにおいては、シード層2は単結晶窒化ガリウムで構成される。
この実施例(上記の表の第五列)により、実施例1、2、3および4と同様の構造体を実現し、ここにおいては、シード層2はネオジムの没食子酸塩またはリチウムの没食子酸塩で構成される。
本発明によると、機械、熱、静電、レーザー照射等による応力を使用して、接着界面の両側に位置している二つの部分の分離を引き起こす。
下の表3は、本発明による方法の第二の実施態様の範囲内で使用可能な材料の例を一つにまとめたものである。
この実施例によると、多結晶炭化シリコンからなるサポート12の上に単結晶シリコン{111}からなるシード層2を実現し、それらの間に、酸化シリコンからなる結合層10および11が挿入される。次いで、MOCVDによる単結晶窒化ガリウムからなる有効層16と、有効層16の単結晶窒化ガリウムの自由面にダイアモンドからなる厚膜4を堆積させる。
これらの三つの実施例の範囲内で使用する材料を、表3との対応において表4で一つにまとめた。
この実施例(表4の第一列)に従って、上述した実施例1の方法により、単結晶炭化シリコンからなるサポート12の上に単結晶炭化シリコンからなるシード層2を含む構造体を実現し、それら二つの間に、酸化シリコンからなる結合層10および11が挿入される。次いで、炭化シリコンからなるシード層2の自由面に、MOCVDによる単結晶窒化ガリウムからなる有効層16を実現する。このように得られた構造体は、次いで、シード層2および有効層16からなる構造体をサポート12から分離するのに適した処理を受ける。こうして一方では、単結晶炭化シリコンからなるシード層2に覆われた窒化ガリウムからなる有効層16の構造体が、また他方では、すぐに再生利用ができるサポート12が得られる。こうしてシード層2上に、気相化学蒸着法を用いて多結晶炭化シリコンからなる厚膜4を堆積させる。
本発明による方法の第三の実施態様の他の実施例(表4の第二列)により、実施例8の構造体を実現するが、単結晶炭化シリコンからなるシード層2は、多結晶炭化シリコンからなる厚膜4の形成前に、たとえばプラズマによる溝切りにより取り除かれる。
本発明による方法の第三の実施態様の他の実施例(表4の第三行)により実施例9の構造体を実現するが、できるだけ欠陥の少ない有効層16を保存するようにするために単結晶炭化シリコンからなるシード層2のみならず、窒化ガリウムからなる有効層16の一部までも取り除く点が異なる。
4 厚膜
6 ソース基板
8 事前脆弱化領域
10 結合層
11 結合層
12 サポート
14 最終基板
16 有効層
100 接触の工程
200 分離の工程
300 工程
Claims (17)
- 光学、電子工学または電子光学用基板の製造方法であって、
−接着界面における分子付着による、サポート(12)上のシード層(2)への転写の工程と、
−シード層上の有効層(16)のエピタキシー、の工程とを含み、
前記サポート(12)が、熱膨張率が有効層(16)の熱膨張率の0.7倍から3倍の材料から構成されており、また前記シード層の熱膨張が前記サポートおよび前記有効層(16)の熱膨張に適応するものであり、かつ、前記シード層(2)と有効層(16)により構成された組立体の、接着界面において、サポート(12)に対し分離に導く応力を印加することを特徴とする、光学、電子工学または電子光学用基板の製造方法。 - 光学、電子工学または電子光学用基板の製造方法であって、
−接着界面における分子付着による、サポート(12)上のシード層(2)への転写の工程と、
−シード層上の有効層(16)のエピタキシーの工程と、
−該有効層(16)の上に補剛材基板を直接接着する工程と、
−サポート(12)の取り除きの工程とを含み、
前記サポート(12)が、熱膨張率が有効層(16)の熱膨張率の0.7倍から3倍の材料から構成されており、かつ、シード層(2)がサポート(12)および有効層(16)の熱膨張の適応に適したものであることを特徴とする、光学、電子工学または電子光学用基板の製造方法。 - 前記シード層(2)が、有効層(16)中で転位濃度が107/cm2未満のシード層(2)上で有効層(16)のエピタキシーを実現させるような結晶パラメータを有することを特徴とする、請求項1または請求項2に記載の製造方法。
- 前記サポート(12)が溝切りにより取り除かれることを特徴とする、請求項1から請求項3のいずれか一つに記載の製造方法。
- 前記サポート(12)が機械的または化学的により取り除かれることを特徴とする、請求項1から請求項4のいずれか一つに記載の製造方法。
- 前記シード層(2)と前記サポート(12)の間に少なくとも一つの結合層(10、11)を挿入し、接着界面が一つまたは複数の前記結合層を作用させることを特徴とする、請求項1から請求項5のいずれか一つに記載の製造方法。
- 前記有効層(16)が半導体窒化物から構成されることを特徴とする、請求項1から請求項6のいずれか一つに記載の製造方法。
- 前記有効層(16)が窒化ガリウム、窒化アルミニウム、からなることを特徴とする、請求項7に記載の製造方法。
- 前記シード層(2)が、サファイア、炭化シリコン、酸化亜鉛、シリコン{111}、窒化ガリウム、ネオジムの没食子酸塩およびリチウムの没食子酸塩を備える表中の一つの材料を含むことを特徴とする、請求項1から請求項8のいずれか一つに記載の製造方法。
- 前記サポート(12)が、アモルファス材料、多結晶材料、および焼結材料を含む表中の一つの材料を含むことを特徴とする、請求項1から請求項9のいずれか一つに記載の製造方法。
- 前記サポート(12)が、多結晶炭化シリコン、単結晶炭化シリコン、多結晶窒化アルミニウム、およびサファイアを備える表中の一つの材料を備えることを特徴とする、請求項1から請求項9のいずれか一つに記載の製造方法。
- 前記シード層(2)が、サポート(12)と同一の化学成分からなることを特徴とする、請求項1から請求項11のいずれか一つに記載の製造方法。
- 事前脆弱化領域(8)面においてソース基板(6)からシード層(2)を分離しながら、ソース基板(6)からシード層(2)が採取されることを特徴とする、請求項1から請求項12のいずれか一つに記載の製造方法。
- 事前脆弱化領域(8)が、シード層(2)の厚さに対応した深さのソース基板(6)に原子種を注入することにより実現されることを特徴とする、請求項13に記載の製造方法。
- 前記シード層(2)と前記ソース基板(6)の分離が、熱処理、機械応力の印加、および化学的攻撃を含む表中の一つの操作、またはこれらの操作の少なくとも二つの組み合わせを用いて実現されることを特徴とする、請求項13または請求項14のいずれか一つに記載の製造方法。
- 前記有効層(16)が、10ミクロン未満、より好ましくは5ミクロン未満の厚さになるように堆積されることを特徴とする、請求項1から請求項15のいずれか一つに記載の製造方法。
- 前記有効層(16)が、5ミクロン未満の厚さになるように堆積されることを特徴とする、請求項1から請求項16のいずれか一つに記載の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR00/15279 | 2000-11-27 | ||
FR0015279A FR2817394B1 (fr) | 2000-11-27 | 2000-11-27 | Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002544758A Division JP2004517472A (ja) | 2000-11-27 | 2001-11-26 | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008219019A true JP2008219019A (ja) | 2008-09-18 |
JP5324803B2 JP5324803B2 (ja) | 2013-10-23 |
Family
ID=8856906
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002544758A Pending JP2004517472A (ja) | 2000-11-27 | 2001-11-26 | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 |
JP2008059031A Expired - Lifetime JP5324803B2 (ja) | 2000-11-27 | 2008-03-10 | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002544758A Pending JP2004517472A (ja) | 2000-11-27 | 2001-11-26 | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 |
Country Status (11)
Country | Link |
---|---|
US (2) | US6794276B2 (ja) |
EP (2) | EP1344246B1 (ja) |
JP (2) | JP2004517472A (ja) |
KR (1) | KR100805469B1 (ja) |
CN (2) | CN100399511C (ja) |
AT (2) | ATE427559T1 (ja) |
AU (1) | AU2002222036A1 (ja) |
DE (2) | DE60138233D1 (ja) |
FR (1) | FR2817394B1 (ja) |
TW (1) | TW536728B (ja) |
WO (1) | WO2002043112A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019134165A (ja) * | 2018-02-02 | 2019-08-08 | インフィニオン テクノロジーズ アクチエンゲゼルシャフトInfineon Technologies AG | ウェハ合成物および半導体コンポーネントの製造方法 |
Families Citing this family (158)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7118929B2 (en) * | 2000-07-07 | 2006-10-10 | Lumilog | Process for producing an epitaxial layer of gallium nitride |
US7560296B2 (en) * | 2000-07-07 | 2009-07-14 | Lumilog | Process for producing an epitalixal layer of galium nitride |
FR2840731B3 (fr) | 2002-06-11 | 2004-07-30 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat comportant une couche utile en materiau semi-conducteur monocristallin de proprietes ameliorees |
FR2835096B1 (fr) * | 2002-01-22 | 2005-02-18 | Procede de fabrication d'un substrat auto-porte en materiau semi-conducteur monocristallin | |
US8507361B2 (en) | 2000-11-27 | 2013-08-13 | Soitec | Fabrication of substrates with a useful layer of monocrystalline semiconductor material |
EP1482549B1 (en) | 2003-05-27 | 2011-03-30 | S.O.I. Tec Silicon on Insulator Technologies S.A. | Method of fabrication of a heteroepitaxial microstructure |
FR2894990B1 (fr) * | 2005-12-21 | 2008-02-22 | Soitec Silicon On Insulator | Procede de fabrication de substrats, notamment pour l'optique,l'electronique ou l'optoelectronique et substrat obtenu selon ledit procede |
FR2817394B1 (fr) * | 2000-11-27 | 2003-10-31 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede |
US7407869B2 (en) | 2000-11-27 | 2008-08-05 | S.O.I.Tec Silicon On Insulator Technologies | Method for manufacturing a free-standing substrate made of monocrystalline semiconductor material |
FR2840730B1 (fr) * | 2002-06-11 | 2005-05-27 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat comportant une couche utile en materiau semi-conducteur monocristallin de proprietes ameliorees |
CA2482258A1 (en) | 2001-04-17 | 2002-10-24 | California Institute Of Technology | A method of using a germanium layer transfer to si for photovoltaic applications and heterostructure made thereby |
US20050026432A1 (en) * | 2001-04-17 | 2005-02-03 | Atwater Harry A. | Wafer bonded epitaxial templates for silicon heterostructures |
US7238622B2 (en) * | 2001-04-17 | 2007-07-03 | California Institute Of Technology | Wafer bonded virtual substrate and method for forming the same |
US6770966B2 (en) * | 2001-07-31 | 2004-08-03 | Intel Corporation | Electronic assembly including a die having an integrated circuit and a layer of diamond to transfer heat |
FR2835095B1 (fr) | 2002-01-22 | 2005-03-18 | Procede de preparation d'ensembles a semi-conducteurs separables, notamment pour former des substrats pour l'electronique, l'optoelectrique et l'optique | |
FR2840452B1 (fr) * | 2002-05-28 | 2005-10-14 | Lumilog | Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat |
US6936497B2 (en) * | 2002-12-24 | 2005-08-30 | Intel Corporation | Method of forming electronic dies wherein each die has a layer of solid diamond |
US7018909B2 (en) * | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
FR2855908B1 (fr) * | 2003-06-06 | 2005-08-26 | Soitec Silicon On Insulator | Procede d'obtention d'une structure comprenant au moins un substrat et une couche ultramince |
FR2855909B1 (fr) * | 2003-06-06 | 2005-08-26 | Soitec Silicon On Insulator | Procede d'obtention concomitante d'au moins une paire de structures comprenant au moins une couche utile reportee sur un substrat |
TWI240434B (en) * | 2003-06-24 | 2005-09-21 | Osram Opto Semiconductors Gmbh | Method to produce semiconductor-chips |
EP1664393B1 (en) * | 2003-07-14 | 2013-11-06 | Allegis Technologies, Inc. | METHOD OF PROducING GALLIUM NITRIDE LEDs |
FR2857983B1 (fr) | 2003-07-24 | 2005-09-02 | Soitec Silicon On Insulator | Procede de fabrication d'une couche epitaxiee |
FR2857982B1 (fr) * | 2003-07-24 | 2007-05-18 | Soitec Silicon On Insulator | Procede de fabrication d'une couche epitaxiee |
US7538010B2 (en) | 2003-07-24 | 2009-05-26 | S.O.I.Tec Silicon On Insulator Technologies | Method of fabricating an epitaxially grown layer |
FR2868204B1 (fr) * | 2004-03-25 | 2006-06-16 | Commissariat Energie Atomique | Substrat de type semi-conducteur sur isolant comportant une couche enterree en carbone diamant |
WO2005104192A2 (en) * | 2004-04-21 | 2005-11-03 | California Institute Of Technology | A METHOD FOR THE FABRICATION OF GaAs/Si AND RELATED WAFER BONDED VIRTUAL SUBSTRATES |
US9011598B2 (en) * | 2004-06-03 | 2015-04-21 | Soitec | Method for making a composite substrate and composite substrate according to the method |
WO2006015185A2 (en) * | 2004-07-30 | 2006-02-09 | Aonex Technologies, Inc. | GaInP/GaAs/Si TRIPLE JUNCTION SOLAR CELL ENABLED BY WAFER BONDING AND LAYER TRANSFER |
US7579621B2 (en) | 2004-09-17 | 2009-08-25 | Massachusetts Institute Of Technology | Integrated BST microwave tunable devices using buffer layer transfer method |
US7713839B2 (en) * | 2004-10-06 | 2010-05-11 | Intel Corporation | Diamond substrate formation for electronic assemblies |
US7846759B2 (en) * | 2004-10-21 | 2010-12-07 | Aonex Technologies, Inc. | Multi-junction solar cells and methods of making same using layer transfer and bonding techniques |
EP1962340A3 (en) | 2004-11-09 | 2009-12-23 | S.O.I. TEC Silicon | Method for manufacturing compound material wafers |
DE102004062290A1 (de) * | 2004-12-23 | 2006-07-06 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Halbleiterchips |
EP1681712A1 (en) * | 2005-01-13 | 2006-07-19 | S.O.I. Tec Silicon on Insulator Technologies S.A. | Method of producing substrates for optoelectronic applications |
JP2006210660A (ja) * | 2005-01-28 | 2006-08-10 | Hitachi Cable Ltd | 半導体基板の製造方法 |
US10374120B2 (en) * | 2005-02-18 | 2019-08-06 | Koninklijke Philips N.V. | High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials |
US7595507B2 (en) * | 2005-04-13 | 2009-09-29 | Group4 Labs Llc | Semiconductor devices having gallium nitride epilayers on diamond substrates |
JP2008537341A (ja) * | 2005-04-13 | 2008-09-11 | ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア | 自立(Al,In,Ga)Nウェーハ製作のためのウェーハ分離技術 |
US8674405B1 (en) * | 2005-04-13 | 2014-03-18 | Element Six Technologies Us Corporation | Gallium—nitride-on-diamond wafers and devices, and methods of manufacture |
WO2006116030A2 (en) * | 2005-04-21 | 2006-11-02 | Aonex Technologies, Inc. | Bonded intermediate substrate and method of making same |
KR100588377B1 (ko) * | 2005-05-10 | 2006-06-09 | 삼성전기주식회사 | 수직구조 질화갈륨계 발광다이오드 소자 및 그 제조방법 |
US20060284167A1 (en) * | 2005-06-17 | 2006-12-21 | Godfrey Augustine | Multilayered substrate obtained via wafer bonding for power applications |
US7795050B2 (en) * | 2005-08-12 | 2010-09-14 | Samsung Electronics Co., Ltd. | Single-crystal nitride-based semiconductor substrate and method of manufacturing high-quality nitride-based light emitting device by using the same |
US20070069225A1 (en) * | 2005-09-27 | 2007-03-29 | Lumileds Lighting U.S., Llc | III-V light emitting device |
US8334155B2 (en) * | 2005-09-27 | 2012-12-18 | Philips Lumileds Lighting Company Llc | Substrate for growing a III-V light emitting device |
US7568412B2 (en) * | 2005-10-04 | 2009-08-04 | Marquip, Llc | Method for order transition on a plunge slitter |
JP2007180142A (ja) * | 2005-12-27 | 2007-07-12 | Toshiba Corp | 窒化物系半導体素子及びその製造方法 |
US20070194342A1 (en) * | 2006-01-12 | 2007-08-23 | Kinzer Daniel M | GaN SEMICONDUCTOR DEVICE AND PROCESS EMPLOYING GaN ON THIN SAPHIRE LAYER ON POLYCRYSTALLINE SILICON CARBIDE |
FR2896619B1 (fr) * | 2006-01-23 | 2008-05-23 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat composite a proprietes electriques ameliorees |
JP4756418B2 (ja) * | 2006-02-28 | 2011-08-24 | 公立大学法人大阪府立大学 | 単結晶窒化ガリウム基板の製造方法 |
US8438119B2 (en) * | 2006-03-30 | 2013-05-07 | Sap Ag | Foundation layer for services based enterprise software architecture |
US20070232074A1 (en) * | 2006-03-31 | 2007-10-04 | Kramadhati Ravi | Techniques for the synthesis of dense, high-quality diamond films using a dual seeding approach |
US20070243703A1 (en) * | 2006-04-14 | 2007-10-18 | Aonex Technololgies, Inc. | Processes and structures for epitaxial growth on laminate substrates |
TW200802544A (en) | 2006-04-25 | 2008-01-01 | Osram Opto Semiconductors Gmbh | Composite substrate and method for making the same |
CN102694087B (zh) * | 2006-04-25 | 2015-02-25 | 新加坡国立大学 | 电子器件及其制造方法 |
US7498191B2 (en) * | 2006-05-22 | 2009-03-03 | Chien-Min Sung | Semiconductor-on-diamond devices and associated methods |
US7670928B2 (en) * | 2006-06-14 | 2010-03-02 | Intel Corporation | Ultra-thin oxide bonding for S1 to S1 dual orientation bonding |
US20080048192A1 (en) * | 2006-08-22 | 2008-02-28 | Chien-Min Sung | LED devices and associated methods |
EP1901345A1 (en) * | 2006-08-30 | 2008-03-19 | Siltronic AG | Multilayered semiconductor wafer and process for manufacturing the same |
US8236594B2 (en) * | 2006-10-20 | 2012-08-07 | Chien-Min Sung | Semiconductor-on-diamond devices and associated methods |
US7943485B2 (en) * | 2007-01-22 | 2011-05-17 | Group4 Labs, Llc | Composite wafers having bulk-quality semiconductor layers and method of manufacturing thereof |
ATE518241T1 (de) * | 2007-01-24 | 2011-08-15 | Soitec Silicon On Insulator | Herstellungsverfahren für wafer aus silizium auf isolator und entsprechender wafer |
US8157914B1 (en) * | 2007-02-07 | 2012-04-17 | Chien-Min Sung | Substrate surface modifications for compositional gradation of crystalline materials and associated products |
US7732301B1 (en) | 2007-04-20 | 2010-06-08 | Pinnington Thomas Henry | Bonded intermediate substrate and method of making same |
EP1986229A1 (en) * | 2007-04-27 | 2008-10-29 | S.O.I.T.E.C. Silicon on Insulator Technologies | Method for manufacturing compound material wafer and corresponding compound material wafer |
US7799600B2 (en) * | 2007-05-31 | 2010-09-21 | Chien-Min Sung | Doped diamond LED devices and associated methods |
US7781256B2 (en) * | 2007-05-31 | 2010-08-24 | Chien-Min Sung | Semiconductor-on-diamond devices and associated methods |
FR2917232B1 (fr) | 2007-06-06 | 2009-10-09 | Soitec Silicon On Insulator | Procede de fabrication d'une structure pour epitaxie sans zone d'exclusion. |
KR101355593B1 (ko) * | 2007-07-26 | 2014-01-24 | 아리조나 보드 오브 리젠츠 퍼 앤 온 비하프 오브 아리조나 스테이트 유니버시티 | 개선된 에피택시 재료들의 제조 방법 |
JP5903714B2 (ja) * | 2007-07-26 | 2016-04-13 | ソイテックSoitec | エピタキシャル方法およびこの方法によって成長させられたテンプレート |
US20090278233A1 (en) * | 2007-07-26 | 2009-11-12 | Pinnington Thomas Henry | Bonded intermediate substrate and method of making same |
JP2009141093A (ja) * | 2007-12-06 | 2009-06-25 | Toshiba Corp | 発光素子及び発光素子の製造方法 |
FR2926674B1 (fr) * | 2008-01-21 | 2010-03-26 | Soitec Silicon On Insulator | Procede de fabrication d'une structure composite avec couche d'oxyde de collage stable |
CN101521155B (zh) * | 2008-02-29 | 2012-09-12 | 信越化学工业株式会社 | 制备具有单晶薄膜的基板的方法 |
US7749884B2 (en) * | 2008-05-06 | 2010-07-06 | Astrowatt, Inc. | Method of forming an electronic device using a separation-enhancing species |
FR2931293B1 (fr) | 2008-05-15 | 2010-09-03 | Soitec Silicon On Insulator | Procede de fabrication d'une heterostructure support d'epitaxie et heterostructure correspondante |
JP2011521456A (ja) * | 2008-05-17 | 2011-07-21 | アストロワット,インコーポレイティド | 分離技術を用いる電子デバイスの製造方法 |
JP5548395B2 (ja) * | 2008-06-25 | 2014-07-16 | 株式会社半導体エネルギー研究所 | Soi基板の作製方法 |
EP2151856A1 (en) * | 2008-08-06 | 2010-02-10 | S.O.I. TEC Silicon | Relaxation of strained layers |
EP2151861A1 (en) * | 2008-08-06 | 2010-02-10 | S.O.I. TEC Silicon | Passivation of etched semiconductor structures |
TWI457984B (zh) | 2008-08-06 | 2014-10-21 | Soitec Silicon On Insulator | 應變層的鬆弛方法 |
EP2151852B1 (en) | 2008-08-06 | 2020-01-15 | Soitec | Relaxation and transfer of strained layers |
FR2934925B1 (fr) * | 2008-08-06 | 2011-02-25 | Soitec Silicon On Insulator | Procede de fabrication d'une structure comprernant une etape d'implantations d'ions pour stabiliser l'interface de collage. |
EP2159836B1 (en) * | 2008-08-25 | 2017-05-31 | Soitec | Stiffening layers for the relaxation of strained layers |
US8624357B2 (en) * | 2008-08-28 | 2014-01-07 | The Regents Of The University Of California | Composite semiconductor substrates for thin-film device layer transfer |
WO2010036602A1 (en) * | 2008-09-26 | 2010-04-01 | S.O.I.Tec Silicon On Insulator Technologies | Method of forming a composite laser substrate |
US8048754B2 (en) * | 2008-09-29 | 2011-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer |
JP5611571B2 (ja) * | 2008-11-27 | 2014-10-22 | 株式会社半導体エネルギー研究所 | 半導体基板の作製方法及び半導体装置の作製方法 |
US7927975B2 (en) | 2009-02-04 | 2011-04-19 | Micron Technology, Inc. | Semiconductor material manufacture |
FR2943174B1 (fr) * | 2009-03-12 | 2011-04-15 | Soitec Silicon On Insulator | Adaptation du parametre de maille d'une couche de materiau contraint |
US20100310775A1 (en) * | 2009-06-09 | 2010-12-09 | International Business Machines Corporation | Spalling for a Semiconductor Substrate |
US20110048517A1 (en) * | 2009-06-09 | 2011-03-03 | International Business Machines Corporation | Multijunction Photovoltaic Cell Fabrication |
US8802477B2 (en) * | 2009-06-09 | 2014-08-12 | International Business Machines Corporation | Heterojunction III-V photovoltaic cell fabrication |
US8633097B2 (en) * | 2009-06-09 | 2014-01-21 | International Business Machines Corporation | Single-junction photovoltaic cell |
US8703521B2 (en) * | 2009-06-09 | 2014-04-22 | International Business Machines Corporation | Multijunction photovoltaic cell fabrication |
US9520856B2 (en) | 2009-06-24 | 2016-12-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator structure having an electrode with a cantilevered portion |
US9847243B2 (en) | 2009-08-27 | 2017-12-19 | Corning Incorporated | Debonding a glass substrate from carrier using ultrasonic wave |
JP5377212B2 (ja) | 2009-10-13 | 2013-12-25 | 信越化学工業株式会社 | 単結晶ダイヤモンド基板の製造方法 |
US9847768B2 (en) * | 2009-11-23 | 2017-12-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Polarity determining seed layer and method of fabricating piezoelectric materials with specific C-axis |
DE102009057020B4 (de) | 2009-12-03 | 2021-04-29 | Solaero Technologies Corp. | Wachstumssubstrate für invertierte metamorphe Multijunction-Solarzellen |
EP2330697A1 (en) * | 2009-12-07 | 2011-06-08 | S.O.I.Tec Silicon on Insulator Technologies | Semiconductor device having an InGaN layer |
US9012253B2 (en) * | 2009-12-16 | 2015-04-21 | Micron Technology, Inc. | Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods |
JP5643509B2 (ja) * | 2009-12-28 | 2014-12-17 | 信越化学工業株式会社 | 応力を低減したsos基板の製造方法 |
US8648387B2 (en) * | 2009-12-30 | 2014-02-11 | Industrial Technology Research Institute | Nitride semiconductor template and method of manufacturing the same |
TW201133945A (en) * | 2010-01-12 | 2011-10-01 | jian-min Song | Diamond LED devices and associated methods |
US8203153B2 (en) * | 2010-01-15 | 2012-06-19 | Koninklijke Philips Electronics N.V. | III-V light emitting device including a light extracting structure |
US8105852B2 (en) * | 2010-01-15 | 2012-01-31 | Koninklijke Philips Electronics N.V. | Method of forming a composite substrate and growing a III-V light emitting device over the composite substrate |
US8154052B2 (en) | 2010-05-06 | 2012-04-10 | Koninklijke Philips Electronics N.V. | Light emitting device grown on wavelength converting substrate |
US8692261B2 (en) | 2010-05-19 | 2014-04-08 | Koninklijke Philips N.V. | Light emitting device grown on a relaxed layer |
US8536022B2 (en) | 2010-05-19 | 2013-09-17 | Koninklijke Philips N.V. | Method of growing composite substrate using a relaxed strained layer |
JP2011254051A (ja) * | 2010-06-04 | 2011-12-15 | Sumitomo Electric Ind Ltd | 炭化珪素基板の製造方法、半導体装置の製造方法、炭化珪素基板および半導体装置 |
FR2961948B1 (fr) * | 2010-06-23 | 2012-08-03 | Soitec Silicon On Insulator | Procede de traitement d'une piece en materiau compose |
JP5468528B2 (ja) * | 2010-06-28 | 2014-04-09 | 信越化学工業株式会社 | 単結晶ダイヤモンド成長用基材及びその製造方法並びに単結晶ダイヤモンド基板の製造方法 |
US9269854B2 (en) * | 2010-09-10 | 2016-02-23 | VerLASE TECHNOLOGIES LLC | Methods of fabricating optoelectronic devices using layers detached from semiconductor donors and devices made thereby |
JP2012089828A (ja) * | 2010-09-22 | 2012-05-10 | Toshiba Corp | 半導体装置の製造方法 |
GB2484506A (en) * | 2010-10-13 | 2012-04-18 | Univ Warwick | Heterogrowth |
DE102011012298A1 (de) * | 2010-12-28 | 2012-06-28 | Osram Opto Semiconductors Gmbh | Verbundsubstrat, Halbleiterchip mit Verbundsubstrat und Verfahren zur Herstellung von Verbundsubstraten und Halbleiterchips |
US9142412B2 (en) | 2011-02-03 | 2015-09-22 | Soitec | Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods |
US9082948B2 (en) | 2011-02-03 | 2015-07-14 | Soitec | Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods |
US8436363B2 (en) | 2011-02-03 | 2013-05-07 | Soitec | Metallic carrier for layer transfer and methods for forming the same |
US9099983B2 (en) | 2011-02-28 | 2015-08-04 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Bulk acoustic wave resonator device comprising a bridge in an acoustic reflector |
US9425764B2 (en) | 2012-10-25 | 2016-08-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having composite electrodes with integrated lateral features |
US9203374B2 (en) | 2011-02-28 | 2015-12-01 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Film bulk acoustic resonator comprising a bridge |
US9444426B2 (en) | 2012-10-25 | 2016-09-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having integrated lateral feature and temperature compensation feature |
JP2012230969A (ja) | 2011-04-25 | 2012-11-22 | Sumitomo Electric Ind Ltd | GaN系半導体デバイスの製造方法 |
JP2013001624A (ja) * | 2011-06-21 | 2013-01-07 | Sumitomo Electric Ind Ltd | Iii族窒化物複合基板およびその評価方法 |
FR2977069B1 (fr) | 2011-06-23 | 2014-02-07 | Soitec Silicon On Insulator | Procede de fabrication d'une structure semi-conductrice mettant en oeuvre un collage temporaire |
RU2469433C1 (ru) * | 2011-07-13 | 2012-12-10 | Юрий Георгиевич Шретер | Способ лазерного отделения эпитаксиальной пленки или слоя эпитаксиальной пленки от ростовой подложки эпитаксиальной полупроводниковой структуры (варианты) |
US8922302B2 (en) | 2011-08-24 | 2014-12-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator formed on a pedestal |
US8383460B1 (en) * | 2011-09-23 | 2013-02-26 | GlobalFoundries, Inc. | Method for fabricating through substrate vias in semiconductor substrate |
JP5903818B2 (ja) * | 2011-09-26 | 2016-04-13 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
US8476629B2 (en) * | 2011-09-27 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced wafer test line structure |
FR2984007B1 (fr) | 2011-12-13 | 2015-05-08 | Soitec Silicon On Insulator | Procede de stabilisation d'une interface de collage situee au sein d'une structure comprenant une couche d'oxyde enterree et structure obtenue |
US9608592B2 (en) | 2014-01-21 | 2017-03-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Film bulk acoustic wave resonator (FBAR) having stress-relief |
JP5978548B2 (ja) | 2012-02-29 | 2016-08-24 | エレメント シックス テクノロジーズ ユーエス コーポレイション | ダイヤモンド上の窒化ガリウム型ウェーハの製造方法 |
EP2645428A1 (en) * | 2012-03-28 | 2013-10-02 | Soitec | Manufacture of multijuntion solar cell devices |
FR2992464B1 (fr) * | 2012-06-26 | 2015-04-03 | Soitec Silicon On Insulator | Procede de transfert d'une couche |
US20150279945A1 (en) | 2012-10-26 | 2015-10-01 | Daniel Francis | Semiconductor devices with improved reliability and operating life and methods of manufactuirng the same |
WO2014113503A1 (en) * | 2013-01-16 | 2014-07-24 | QMAT, Inc. | Techniques for forming optoelectronic devices |
JP6146111B2 (ja) * | 2013-04-26 | 2017-06-14 | 株式会社豊田自動織機 | 半導体基板の製造方法および半導体基板 |
US9553183B2 (en) * | 2013-06-19 | 2017-01-24 | Infineon Technologies Austria Ag | Gate stack for normally-off compound semiconductor transistor |
FR3007891B1 (fr) * | 2013-06-28 | 2016-11-25 | Soitec Silicon On Insulator | Procede de fabrication d'une structure composite |
US9064789B2 (en) * | 2013-08-12 | 2015-06-23 | International Business Machines Corporation | Bonded epitaxial oxide structures for compound semiconductor on silicon substrates |
EP2933824B1 (en) * | 2014-04-14 | 2021-08-18 | Nxp B.V. | Substrate arrangement |
FR3039003B1 (fr) | 2015-07-17 | 2017-07-28 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat |
JP2017059598A (ja) * | 2015-09-14 | 2017-03-23 | 株式会社東芝 | ウェーハ及び半導体装置 |
JP6515757B2 (ja) * | 2015-09-15 | 2019-05-22 | 信越化学工業株式会社 | SiC複合基板の製造方法 |
CN105420812B (zh) * | 2015-09-16 | 2019-02-05 | 新疆天科合达蓝光半导体有限公司 | 一种从籽晶托上剥离碳化硅籽晶的方法 |
JP2017079090A (ja) * | 2015-10-22 | 2017-04-27 | 株式会社東芝 | 磁気記録媒体、及び磁気記録再生装置 |
FR3079532B1 (fr) * | 2018-03-28 | 2022-03-25 | Soitec Silicon On Insulator | Procede de fabrication d'une couche monocristalline de materiau ain et substrat pour croissance par epitaxie d'une couche monocristalline de materiau ain |
FR3079534B1 (fr) | 2018-03-28 | 2022-03-18 | Soitec Silicon On Insulator | Procede de fabrication d'une couche monocristalline de materiau gaas et substrat pour croissance par epitaxie d'une couche monocristalline de materiau gaas |
DE102019114328B4 (de) | 2018-05-31 | 2022-03-03 | Rohm Co. Ltd | Halbleitersubstratstruktur und leistungshalbleitervorrichtung |
WO2020186080A1 (en) * | 2019-03-12 | 2020-09-17 | The Regents Of The University Of California | Method for removing a bar of one or more devices using supporting plates |
US11652146B2 (en) | 2020-02-07 | 2023-05-16 | Rfhic Corporation | Method of forming a semiconductor wafer containing a gallium-nitride layer and two diamond layers |
FR3114909B1 (fr) * | 2020-10-06 | 2023-03-17 | Soitec Silicon On Insulator | Procédé de fabrication d’un substrat pour la croissance épitaxiale d’une couche d’un alliage III-N à base de gallium |
CN113990940B (zh) * | 2021-08-30 | 2023-06-09 | 华灿光电(浙江)有限公司 | 碳化硅外延结构及其制造方法 |
CN115261992A (zh) * | 2022-09-28 | 2022-11-01 | 青禾晶元(天津)半导体材料有限公司 | 一种碳化硅复合籽晶及其制备方法与应用 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05211128A (ja) * | 1991-09-18 | 1993-08-20 | Commiss Energ Atom | 薄い半導体材料フィルムの製造方法 |
JPH11168236A (ja) * | 1997-12-03 | 1999-06-22 | Rohm Co Ltd | 光半導体チップおよび光半導体チップの製造方法 |
WO1999039371A2 (fr) * | 1998-01-28 | 1999-08-05 | Commissariat A L'energie Atomique | PROCEDE DE REALISATION D'UNE STRUCTURE DE TYPE SEMI-CONDUCTEUR SUR ISOLANT ET EN PARTICULIER SiCOI |
JPH11284224A (ja) * | 1999-01-08 | 1999-10-15 | Toyoda Gosei Co Ltd | 半導体素子 |
JP2000101139A (ja) * | 1998-09-25 | 2000-04-07 | Toshiba Corp | 半導体発光素子及びその製造方法並びに半導体発光装置 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1251556B1 (en) * | 1992-01-30 | 2010-03-24 | Canon Kabushiki Kaisha | Process for producing semiconductor substrate |
JPH10135500A (ja) * | 1996-03-18 | 1998-05-22 | Sony Corp | 薄膜半導体、太陽電池および発光素子の製造方法 |
US6114188A (en) * | 1996-04-12 | 2000-09-05 | Northeastern University | Method of fabricating an integrated complex-transition metal oxide device |
KR100232886B1 (ko) * | 1996-11-23 | 1999-12-01 | 김영환 | Soi 웨이퍼 제조방법 |
CA2225131C (en) * | 1996-12-18 | 2002-01-01 | Canon Kabushiki Kaisha | Process for producing semiconductor article |
US5880491A (en) * | 1997-01-31 | 1999-03-09 | The United States Of America As Represented By The Secretary Of The Air Force | SiC/111-V-nitride heterostructures on SiC/SiO2 /Si for optoelectronic devices |
US6251754B1 (en) * | 1997-05-09 | 2001-06-26 | Denso Corporation | Semiconductor substrate manufacturing method |
JP3707200B2 (ja) * | 1997-05-09 | 2005-10-19 | 株式会社デンソー | 半導体基板の製造方法 |
US5877070A (en) * | 1997-05-31 | 1999-03-02 | Max-Planck Society | Method for the transfer of thin layers of monocrystalline material to a desirable substrate |
FR2767416B1 (fr) * | 1997-08-12 | 1999-10-01 | Commissariat Energie Atomique | Procede de fabrication d'un film mince de materiau solide |
FR2787919B1 (fr) * | 1998-12-23 | 2001-03-09 | Thomson Csf | Procede de realisation d'un substrat destine a faire croitre un compose nitrure |
US6328796B1 (en) * | 1999-02-01 | 2001-12-11 | The United States Of America As Represented By The Secretary Of The Navy | Single-crystal material on non-single-crystalline substrate |
JP2000223682A (ja) * | 1999-02-02 | 2000-08-11 | Canon Inc | 基体の処理方法及び半導体基板の製造方法 |
JP2000261088A (ja) * | 1999-03-05 | 2000-09-22 | Hitachi Ltd | 発光素子 |
FR2817394B1 (fr) * | 2000-11-27 | 2003-10-31 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede |
FR2817395B1 (fr) * | 2000-11-27 | 2003-10-31 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede |
-
2000
- 2000-11-27 FR FR0015279A patent/FR2817394B1/fr not_active Expired - Lifetime
-
2001
- 2001-11-26 DE DE60138233T patent/DE60138233D1/de not_active Expired - Lifetime
- 2001-11-26 CN CNB2005100842833A patent/CN100399511C/zh not_active Expired - Lifetime
- 2001-11-26 DE DE60126328T patent/DE60126328T2/de not_active Expired - Lifetime
- 2001-11-26 CN CN018196071A patent/CN1217381C/zh not_active Expired - Lifetime
- 2001-11-26 AT AT07100845T patent/ATE427559T1/de not_active IP Right Cessation
- 2001-11-26 EP EP01997835A patent/EP1344246B1/fr not_active Expired - Lifetime
- 2001-11-26 AU AU2002222036A patent/AU2002222036A1/en not_active Abandoned
- 2001-11-26 WO PCT/FR2001/003714 patent/WO2002043112A2/fr active IP Right Grant
- 2001-11-26 EP EP07100845A patent/EP1791170B1/fr not_active Expired - Lifetime
- 2001-11-26 KR KR1020037007110A patent/KR100805469B1/ko active IP Right Grant
- 2001-11-26 JP JP2002544758A patent/JP2004517472A/ja active Pending
- 2001-11-26 AT AT01997835T patent/ATE352866T1/de not_active IP Right Cessation
- 2001-11-27 TW TW090129485A patent/TW536728B/zh not_active IP Right Cessation
-
2003
- 2003-05-27 US US10/446,605 patent/US6794276B2/en not_active Expired - Lifetime
-
2004
- 2004-08-23 US US10/922,997 patent/US7235462B2/en not_active Expired - Lifetime
-
2008
- 2008-03-10 JP JP2008059031A patent/JP5324803B2/ja not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05211128A (ja) * | 1991-09-18 | 1993-08-20 | Commiss Energ Atom | 薄い半導体材料フィルムの製造方法 |
JPH11168236A (ja) * | 1997-12-03 | 1999-06-22 | Rohm Co Ltd | 光半導体チップおよび光半導体チップの製造方法 |
WO1999039371A2 (fr) * | 1998-01-28 | 1999-08-05 | Commissariat A L'energie Atomique | PROCEDE DE REALISATION D'UNE STRUCTURE DE TYPE SEMI-CONDUCTEUR SUR ISOLANT ET EN PARTICULIER SiCOI |
JP2002502119A (ja) * | 1998-01-28 | 2002-01-22 | コミツサリア タ レネルジー アトミーク | 半導体オン絶縁体特にSiCOI構造を製造する方法 |
JP2000101139A (ja) * | 1998-09-25 | 2000-04-07 | Toshiba Corp | 半導体発光素子及びその製造方法並びに半導体発光装置 |
JPH11284224A (ja) * | 1999-01-08 | 1999-10-15 | Toyoda Gosei Co Ltd | 半導体素子 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019134165A (ja) * | 2018-02-02 | 2019-08-08 | インフィニオン テクノロジーズ アクチエンゲゼルシャフトInfineon Technologies AG | ウェハ合成物および半導体コンポーネントの製造方法 |
JP7438664B2 (ja) | 2018-02-02 | 2024-02-27 | インフィニオン テクノロジーズ アクチエンゲゼルシャフト | ウェハ合成物および半導体コンポーネントの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
AU2002222036A1 (en) | 2002-06-03 |
FR2817394B1 (fr) | 2003-10-31 |
DE60126328T2 (de) | 2007-11-08 |
JP5324803B2 (ja) | 2013-10-23 |
CN1478295A (zh) | 2004-02-25 |
EP1344246A2 (fr) | 2003-09-17 |
ATE427559T1 (de) | 2009-04-15 |
US20050026394A1 (en) | 2005-02-03 |
TW536728B (en) | 2003-06-11 |
US6794276B2 (en) | 2004-09-21 |
JP2004517472A (ja) | 2004-06-10 |
DE60126328D1 (de) | 2007-03-15 |
EP1791170B1 (fr) | 2009-04-01 |
US7235462B2 (en) | 2007-06-26 |
CN100399511C (zh) | 2008-07-02 |
FR2817394A1 (fr) | 2002-05-31 |
EP1791170A3 (fr) | 2007-07-04 |
WO2002043112A3 (fr) | 2002-07-18 |
US20040029359A1 (en) | 2004-02-12 |
EP1344246B1 (fr) | 2007-01-24 |
EP1791170A2 (fr) | 2007-05-30 |
KR100805469B1 (ko) | 2008-02-20 |
WO2002043112A2 (fr) | 2002-05-30 |
KR20030059280A (ko) | 2003-07-07 |
CN1734718A (zh) | 2006-02-15 |
CN1217381C (zh) | 2005-08-31 |
DE60138233D1 (de) | 2009-05-14 |
ATE352866T1 (de) | 2007-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5324803B2 (ja) | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 | |
JP5051962B2 (ja) | 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板 | |
US7538010B2 (en) | Method of fabricating an epitaxially grown layer | |
EP1664396B1 (en) | A method of fabricating an epitaxially grown layer | |
US7601217B2 (en) | Method of fabricating an epitaxially grown layer | |
US8154022B2 (en) | Process for fabricating a structure for epitaxy without an exclusion zone | |
US7265029B2 (en) | Fabrication of substrates with a useful layer of monocrystalline semiconductor material | |
US8093686B2 (en) | Process for obtaining a hybrid substrate comprising at least one layer of a nitrided material | |
WO2019240113A1 (ja) | GaN積層基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7426 Effective date: 20090224 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101116 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110214 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110217 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110516 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111101 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120105 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120116 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20121002 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130719 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5324803 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |