JP2006501692A - リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック方法及びその回路 - Google Patents
リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック方法及びその回路 Download PDFInfo
- Publication number
- JP2006501692A JP2006501692A JP2005501980A JP2005501980A JP2006501692A JP 2006501692 A JP2006501692 A JP 2006501692A JP 2005501980 A JP2005501980 A JP 2005501980A JP 2005501980 A JP2005501980 A JP 2005501980A JP 2006501692 A JP2006501692 A JP 2006501692A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- conductive layer
- conductive
- doped
- block structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
- G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
- G06K19/07363—Means for preventing undesired reading or writing from or onto record carriers by preventing analysis of the circuit, e.g. dynamic or static power analysis or current analysis
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/57—Protection from inspection, reverse engineering or tampering
- H01L23/573—Protection from inspection, reverse engineering or tampering using passive means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Theoretical Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US41421602P | 2002-09-27 | 2002-09-27 | |
| US10/635,790 US7049667B2 (en) | 2002-09-27 | 2003-08-05 | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
| PCT/US2003/030212 WO2004030097A1 (en) | 2002-09-27 | 2003-09-23 | A conductive channel pseudo block process and circuit to inhibit reverse engineering |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010029399A Division JP5185305B2 (ja) | 2002-09-27 | 2010-02-12 | リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック処理方法及びその回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006501692A true JP2006501692A (ja) | 2006-01-12 |
| JP2006501692A5 JP2006501692A5 (enExample) | 2006-11-16 |
Family
ID=32033688
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005501980A Pending JP2006501692A (ja) | 2002-09-27 | 2003-09-23 | リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック方法及びその回路 |
| JP2010029399A Expired - Fee Related JP5185305B2 (ja) | 2002-09-27 | 2010-02-12 | リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック処理方法及びその回路 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010029399A Expired - Fee Related JP5185305B2 (ja) | 2002-09-27 | 2010-02-12 | リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック処理方法及びその回路 |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US7049667B2 (enExample) |
| JP (2) | JP2006501692A (enExample) |
| AU (1) | AU2003278917A1 (enExample) |
| GB (2) | GB2422487B (enExample) |
| TW (1) | TWI251282B (enExample) |
| WO (1) | WO2004030097A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010505279A (ja) * | 2006-09-28 | 2010-02-18 | エイチアールエル ラボラトリーズ,エルエルシー | リバースエンジニアリングに対する改善された抵抗力を有する半導体チップ |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7217977B2 (en) * | 2004-04-19 | 2007-05-15 | Hrl Laboratories, Llc | Covert transformation of transistor properties as a circuit protection method |
| US6815816B1 (en) * | 2000-10-25 | 2004-11-09 | Hrl Laboratories, Llc | Implanted hidden interconnections in a semiconductor device for preventing reverse engineering |
| US7049667B2 (en) * | 2002-09-27 | 2006-05-23 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
| US6979606B2 (en) | 2002-11-22 | 2005-12-27 | Hrl Laboratories, Llc | Use of silicon block process step to camouflage a false transistor |
| AU2003293540A1 (en) * | 2002-12-13 | 2004-07-09 | Raytheon Company | Integrated circuit modification using well implants |
| US7242063B1 (en) | 2004-06-29 | 2007-07-10 | Hrl Laboratories, Llc | Symmetric non-intrusive and covert technique to render a transistor permanently non-operable |
| US8654634B2 (en) * | 2007-05-21 | 2014-02-18 | International Business Machines Corporation | Dynamically reassigning virtual lane resources |
| US7994042B2 (en) | 2007-10-26 | 2011-08-09 | International Business Machines Corporation | Techniques for impeding reverse engineering |
| US7825465B2 (en) * | 2007-12-13 | 2010-11-02 | Fairchild Semiconductor Corporation | Structure and method for forming field effect transistor with low resistance channel region |
| US8214657B2 (en) * | 2008-07-29 | 2012-07-03 | International Business Machines Corporation | Resistance sensing for defeating microchip exploitation |
| US8172140B2 (en) * | 2008-07-29 | 2012-05-08 | International Business Machines Corporation | Doped implant monitoring for microchip tamper detection |
| US9003559B2 (en) * | 2008-07-29 | 2015-04-07 | International Business Machines Corporation | Continuity check monitoring for microchip exploitation detection |
| US8332659B2 (en) * | 2008-07-29 | 2012-12-11 | International Business Machines Corporation | Signal quality monitoring to defeat microchip exploitation |
| US8418091B2 (en) * | 2009-02-24 | 2013-04-09 | Syphermedia International, Inc. | Method and apparatus for camouflaging a standard cell based integrated circuit |
| US10691860B2 (en) | 2009-02-24 | 2020-06-23 | Rambus Inc. | Secure logic locking and configuration with camouflaged programmable micro netlists |
| US8151235B2 (en) * | 2009-02-24 | 2012-04-03 | Syphermedia International, Inc. | Camouflaging a standard cell based integrated circuit |
| US9735781B2 (en) | 2009-02-24 | 2017-08-15 | Syphermedia International, Inc. | Physically unclonable camouflage structure and methods for fabricating same |
| US8510700B2 (en) | 2009-02-24 | 2013-08-13 | Syphermedia International, Inc. | Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing |
| US8111089B2 (en) * | 2009-05-28 | 2012-02-07 | Syphermedia International, Inc. | Building block for a secure CMOS logic cell library |
| US9218511B2 (en) | 2011-06-07 | 2015-12-22 | Verisiti, Inc. | Semiconductor device having features to prevent reverse engineering |
| US9287879B2 (en) | 2011-06-07 | 2016-03-15 | Verisiti, Inc. | Semiconductor device having features to prevent reverse engineering |
| US8975748B1 (en) | 2011-06-07 | 2015-03-10 | Secure Silicon Layer, Inc. | Semiconductor device having features to prevent reverse engineering |
| US9437555B2 (en) | 2011-06-07 | 2016-09-06 | Verisiti, Inc. | Semiconductor device having features to prevent reverse engineering |
| WO2015038587A1 (en) | 2013-09-11 | 2015-03-19 | New York University | System, method and computer-accessible medium for fault analysis driven selection of logic gates to be camouflaged |
| US9479176B1 (en) | 2013-12-09 | 2016-10-25 | Rambus Inc. | Methods and circuits for protecting integrated circuits from reverse engineering |
| US10262956B2 (en) | 2017-02-27 | 2019-04-16 | Cisco Technology, Inc. | Timing based camouflage circuit |
| US11695011B2 (en) | 2018-05-02 | 2023-07-04 | Nanyang Technological University | Integrated circuit layout cell, integrated circuit layout arrangement, and methods of forming the same |
| JP6832375B2 (ja) | 2019-02-25 | 2021-02-24 | ウィンボンド エレクトロニクス コーポレーション | 半導体集積回路をリバースエンジニアリングから保護する方法 |
| US10923596B2 (en) | 2019-03-08 | 2021-02-16 | Rambus Inc. | Camouflaged FinFET and method for producing same |
| CN109980014B (zh) * | 2019-03-26 | 2023-04-18 | 湘潭大学 | 一种后栅极铁电栅场效应晶体管及其制备方法 |
| US11961567B2 (en) | 2021-09-21 | 2024-04-16 | PUFsecurity Corporation | Key storage device and key generation method |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2000055889A1 (en) * | 1999-03-18 | 2000-09-21 | Koninklijke Philips Electronics N.V. | Semiconductor device with transparent link area for silicide applications and fabrication thereof |
Family Cites Families (233)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3673471A (en) | 1970-10-08 | 1972-06-27 | Fairchild Camera Instr Co | Doped semiconductor electrodes for mos type devices |
| US3946426A (en) | 1973-03-14 | 1976-03-23 | Harris Corporation | Interconnect system for integrated circuits |
| US3898105A (en) * | 1973-10-25 | 1975-08-05 | Mostek Corp | Method for making FET circuits |
| US4267578A (en) | 1974-08-26 | 1981-05-12 | Texas Instruments Incorporated | Calculator system with anti-theft feature |
| US4145701A (en) | 1974-09-11 | 1979-03-20 | Hitachi, Ltd. | Semiconductor device |
| US4143854A (en) | 1975-05-06 | 1979-03-13 | Manfred Vetter | Jacking device |
| US3983620A (en) | 1975-05-08 | 1976-10-05 | National Semiconductor Corporation | Self-aligned CMOS process for bulk silicon and insulating substrate device |
| US4017888A (en) | 1975-12-31 | 1977-04-12 | International Business Machines Corporation | Non-volatile metal nitride oxide semiconductor device |
| US4139864A (en) | 1976-01-14 | 1979-02-13 | Schulman Lawrence S | Security system for a solid state device |
| US4164461A (en) | 1977-01-03 | 1979-08-14 | Raytheon Company | Semiconductor integrated circuit structures and manufacturing methods |
| JPS54157092A (en) | 1978-05-31 | 1979-12-11 | Nec Corp | Semiconductor integrated circuit device |
| JPS5519857A (en) | 1978-07-28 | 1980-02-12 | Nec Corp | Semiconductor |
| US4196443A (en) | 1978-08-25 | 1980-04-01 | Rca Corporation | Buried contact configuration for CMOS/SOS integrated circuits |
| US4393575A (en) | 1979-03-09 | 1983-07-19 | National Semiconductor Corporation | Process for manufacturing a JFET with an ion implanted stabilization layer |
| US4291391A (en) | 1979-09-14 | 1981-09-22 | Texas Instruments Incorporated | Taper isolated random access memory array and method of operating |
| US4295897B1 (en) | 1979-10-03 | 1997-09-09 | Texas Instruments Inc | Method of making cmos integrated circuit device |
| US4317273A (en) | 1979-11-13 | 1982-03-02 | Texas Instruments Incorporated | Method of making high coupling ratio DMOS electrically programmable ROM |
| DE3044984A1 (de) | 1979-11-30 | 1982-04-15 | Dassault Electronique | Integrierte transistorschaltung, insbesondere fuer codierung |
| NL8003612A (nl) | 1980-06-23 | 1982-01-18 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. |
| FR2486717A1 (fr) | 1980-07-08 | 1982-01-15 | Dassault Electronique | Dispositif de transistor pour circuit integre |
| US4471376A (en) | 1981-01-14 | 1984-09-11 | Harris Corporation | Amorphous devices and interconnect system and method of fabrication |
| US4493740A (en) | 1981-06-01 | 1985-01-15 | Matsushita Electric Industrial Company, Limited | Method for formation of isolation oxide regions in semiconductor substrates |
| US4729001A (en) | 1981-07-27 | 1988-03-01 | Xerox Corporation | Short-channel field effect transistor |
| JPS5856355A (ja) | 1981-09-30 | 1983-04-04 | Hitachi Ltd | 半導体集積回路装置 |
| US4435895A (en) | 1982-04-05 | 1984-03-13 | Bell Telephone Laboratories, Incorporated | Process for forming complementary integrated circuit devices |
| JPS58190064A (ja) | 1982-04-30 | 1983-11-05 | Hitachi Ltd | 半導体集積回路 |
| US4603381A (en) | 1982-06-30 | 1986-07-29 | Texas Instruments Incorporated | Use of implant process for programming ROM type processor for encryption |
| JPS5952849A (ja) | 1982-09-20 | 1984-03-27 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPS59213906A (ja) | 1983-05-18 | 1984-12-03 | Fuji Electric Co Ltd | 蒸気タ−ビンの起動方法 |
| US4623255A (en) | 1983-10-13 | 1986-11-18 | The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration | Method of examining microcircuit patterns |
| US4583011A (en) | 1983-11-01 | 1986-04-15 | Standard Microsystems Corp. | Circuit to prevent pirating of an MOS circuit |
| JPS60220975A (ja) | 1984-04-18 | 1985-11-05 | Toshiba Corp | GaAs電界効果トランジスタ及びその製造方法 |
| US4727493A (en) | 1984-05-04 | 1988-02-23 | Integrated Logic Systems, Inc. | Integrated circuit architecture and fabrication method therefor |
| US5121186A (en) | 1984-06-15 | 1992-06-09 | Hewlett-Packard Company | Integrated circuit device having improved junction connections |
| US4727038A (en) | 1984-08-22 | 1988-02-23 | Mitsubishi Denki Kabushiki Kaisha | Method of fabricating semiconductor device |
| US4636822A (en) | 1984-08-27 | 1987-01-13 | International Business Machines Corporation | GaAs short channel lightly doped drain MESFET structure and fabrication |
| JPS6161441A (ja) | 1984-09-03 | 1986-03-29 | Toshiba Corp | 半導体装置の製造方法 |
| JPS61150369A (ja) | 1984-12-25 | 1986-07-09 | Toshiba Corp | 読み出し専用半導体記憶装置およびその製造方法 |
| US4931411A (en) | 1985-05-01 | 1990-06-05 | Texas Instruments Incorporated | Integrated circuit process with TiN-gate transistor |
| US4975756A (en) | 1985-05-01 | 1990-12-04 | Texas Instruments Incorporated | SRAM with local interconnect |
| US4814854A (en) | 1985-05-01 | 1989-03-21 | Texas Instruments Incorporated | Integrated circuit device and process with tin-gate transistor |
| US4821085A (en) | 1985-05-01 | 1989-04-11 | Texas Instruments Incorporated | VLSI local interconnect structure |
| US5016077A (en) * | 1985-08-26 | 1991-05-14 | Kabushiki Kaisha Toshiba | Insulated gate type semiconductor device and method of manufacturing the same |
| DE3705173A1 (de) | 1986-02-28 | 1987-09-03 | Canon Kk | Halbleitervorrichtung |
| US4753897A (en) | 1986-03-14 | 1988-06-28 | Motorola Inc. | Method for providing contact separation in silicided devices using false gate |
| DE3618166A1 (de) | 1986-05-30 | 1987-12-03 | Telefunken Electronic Gmbh | Lateraltransistor |
| EP0248267A3 (de) | 1986-06-06 | 1990-04-25 | Siemens Aktiengesellschaft | Monolithisch integrierte Schaltung mit zueinander parallelen Schaltungszweigen |
| US4771012A (en) | 1986-06-13 | 1988-09-13 | Matsushita Electric Industrial Co., Ltd. | Method of making symmetrically controlled implanted regions using rotational angle of the substrate |
| JPS63129647A (ja) | 1986-11-20 | 1988-06-02 | Fujitsu Ltd | 半導体装置 |
| US5065208A (en) | 1987-01-30 | 1991-11-12 | Texas Instruments Incorporated | Integrated bipolar and CMOS transistor with titanium nitride interconnections |
| US4766516A (en) | 1987-09-24 | 1988-08-23 | Hughes Aircraft Company | Method and apparatus for securing integrated circuits from unauthorized copying and use |
| US4939567A (en) | 1987-12-21 | 1990-07-03 | Ibm Corporation | Trench interconnect for CMOS diffusion regions |
| US4830974A (en) | 1988-01-11 | 1989-05-16 | Atmel Corporation | EPROM fabrication process |
| US4962484A (en) | 1988-01-25 | 1990-10-09 | Hitachi, Ltd. | Non-volatile memory device |
| US4912053A (en) | 1988-02-01 | 1990-03-27 | Harris Corporation | Ion implanted JFET with self-aligned source and drain |
| JPH0629358B2 (ja) | 1988-02-20 | 1994-04-20 | リグナイト株式会社 | アルデヒド系樹脂組成物 |
| US5168340A (en) | 1988-08-17 | 1992-12-01 | Texas Instruments Incorporated | Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode |
| JPH0777239B2 (ja) | 1988-09-22 | 1995-08-16 | 日本電気株式会社 | 浮遊ゲート型不揮発性半導体記憶装置 |
| JP2755613B2 (ja) | 1988-09-26 | 1998-05-20 | 株式会社東芝 | 半導体装置 |
| US4933898A (en) | 1989-01-12 | 1990-06-12 | General Instrument Corporation | Secure integrated circuit chip with conductive shield |
| US4927777A (en) | 1989-01-24 | 1990-05-22 | Harris Corporation | Method of making a MOS transistor |
| US5227649A (en) | 1989-02-27 | 1993-07-13 | Texas Instruments Incorporated | Circuit layout and method for VLSI circuits having local interconnects |
| JPH02237038A (ja) | 1989-03-09 | 1990-09-19 | Ricoh Co Ltd | 半導体装置 |
| JPH0316123A (ja) | 1989-03-29 | 1991-01-24 | Mitsubishi Electric Corp | イオン注入方法およびそれにより製造される半導体装置 |
| US4998151A (en) | 1989-04-13 | 1991-03-05 | General Electric Company | Power field effect devices having small cell size and low contact resistance |
| JPH02297942A (ja) | 1989-05-11 | 1990-12-10 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| EP0827197B1 (en) | 1989-07-18 | 2002-12-11 | Sony Corporation | Method of manufacturing a non-volatile semiconductor memory device |
| US5030796A (en) | 1989-08-11 | 1991-07-09 | Rockwell International Corporation | Reverse-engineering resistant encapsulant for microelectric device |
| US5117276A (en) | 1989-08-14 | 1992-05-26 | Fairchild Camera And Instrument Corp. | High performance interconnect system for an integrated circuit |
| FR2656939B1 (fr) | 1990-01-09 | 1992-04-03 | Sgs Thomson Microelectronics | Verrous de securite pour circuit integre. |
| US5177589A (en) | 1990-01-29 | 1993-01-05 | Hitachi, Ltd. | Refractory metal thin film having a particular step coverage factor and ratio of surface roughness |
| US5210437A (en) | 1990-04-20 | 1993-05-11 | Kabushiki Kaisha Toshiba | MOS device having a well layer for controlling threshold voltage |
| JPH0828120B2 (ja) | 1990-05-23 | 1996-03-21 | 株式会社東芝 | アドレスデコード回路 |
| EP0463373A3 (en) | 1990-06-29 | 1992-03-25 | Texas Instruments Incorporated | Local interconnect using a material comprising tungsten |
| US5132571A (en) | 1990-08-01 | 1992-07-21 | Actel Corporation | Programmable interconnect architecture having interconnects disposed above function modules |
| DE69133311T2 (de) | 1990-10-15 | 2004-06-24 | Aptix Corp., San Jose | Verbindungssubstrat mit integrierter Schaltung zur programmierbaren Verbindung und Probenuntersuchung |
| US5121089A (en) | 1990-11-01 | 1992-06-09 | Hughes Aircraft Company | Micro-machined switch and method of fabrication |
| US5050123A (en) | 1990-11-13 | 1991-09-17 | Intel Corporation | Radiation shield for EPROM cells |
| US5404040A (en) | 1990-12-21 | 1995-04-04 | Siliconix Incorporated | Structure and fabrication of power MOSFETs, including termination structures |
| US5120669A (en) | 1991-02-06 | 1992-06-09 | Harris Corporation | Method of forming self-aligned top gate channel barrier region in ion-implanted JFET |
| JP2748050B2 (ja) | 1991-02-08 | 1998-05-06 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| JPH04267553A (ja) | 1991-02-22 | 1992-09-24 | Fujitsu Ltd | 半導体集積回路 |
| JP3027990B2 (ja) | 1991-03-18 | 2000-04-04 | 富士通株式会社 | 半導体装置の製造方法 |
| US5146117A (en) | 1991-04-01 | 1992-09-08 | Hughes Aircraft Company | Convertible multi-function microelectronic logic gate structure and method of fabricating the same |
| JP3110799B2 (ja) | 1991-06-28 | 2000-11-20 | 株式会社東芝 | 半導体装置 |
| JPH06204414A (ja) | 1991-07-31 | 1994-07-22 | Texas Instr Inc <Ti> | Cmos集積回路のチャネルストップ構造 |
| US5202591A (en) | 1991-08-09 | 1993-04-13 | Hughes Aircraft Company | Dynamic circuit disguise for microelectronic integrated digital logic circuits |
| JP3118899B2 (ja) | 1991-10-01 | 2000-12-18 | 日本電気株式会社 | アライメントチェックパターン |
| JP2914798B2 (ja) | 1991-10-09 | 1999-07-05 | 株式会社東芝 | 半導体装置 |
| JPH05136125A (ja) | 1991-11-14 | 1993-06-01 | Hitachi Ltd | クロツク配線及びクロツク配線を有する半導体集積回路装置 |
| US5262353A (en) | 1992-02-03 | 1993-11-16 | Motorola, Inc. | Process for forming a structure which electrically shields conductors |
| JP2802470B2 (ja) | 1992-03-12 | 1998-09-24 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| US5231299A (en) | 1992-03-24 | 1993-07-27 | International Business Machines Corporation | Structure and fabrication method for EEPROM memory cell with selective channel implants |
| US5384472A (en) | 1992-06-10 | 1995-01-24 | Aspec Technology, Inc. | Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density |
| DE69333881T2 (de) | 1992-07-31 | 2006-07-13 | Hughes Electronics Corp., El Segundo | Sicherheitssystem für eine integrierte Schaltung und Verfahren mit implantierten Verbindungen |
| US5232863A (en) | 1992-10-20 | 1993-08-03 | Micron Semiconductor, Inc. | Method of forming electrical contact between a field effect transistor gate and a remote active area |
| US5378641A (en) | 1993-02-22 | 1995-01-03 | Micron Semiconductor, Inc. | Electrically conductive substrate interconnect continuity region and method of forming same with an angled implant |
| KR940023321A (ko) | 1993-03-25 | 1994-10-22 | 한민호 | 고역률 정전력형 전자식 안정기 |
| JP2513402B2 (ja) | 1993-05-01 | 1996-07-03 | 日本電気株式会社 | 半導体装置の構造及び製造方法 |
| US5468990A (en) | 1993-07-22 | 1995-11-21 | National Semiconductor Corp. | Structures for preventing reverse engineering of integrated circuits |
| US5369299A (en) | 1993-07-22 | 1994-11-29 | National Semiconductor Corporation | Tamper resistant integrated circuit structure |
| US5354704A (en) | 1993-07-28 | 1994-10-11 | United Microelectronics Corporation | Symmetric SRAM cell with buried N+ local interconnection line |
| JPH0793223A (ja) | 1993-09-20 | 1995-04-07 | Nec Corp | 記憶情報保護回路 |
| US5721150A (en) | 1993-10-25 | 1998-02-24 | Lsi Logic Corporation | Use of silicon for integrated circuit device interconnection by direct writing of patterns therein |
| US5531018A (en) | 1993-12-20 | 1996-07-02 | General Electric Company | Method of micromachining electromagnetically actuated current switches with polyimide reinforcement seals, and switches produced thereby |
| US5399441A (en) | 1994-04-12 | 1995-03-21 | Dow Corning Corporation | Method of applying opaque coatings |
| DE4414968A1 (de) | 1994-04-28 | 1995-11-02 | Siemens Ag | Mikrosystem mit integrierter Schaltung und mikromechanischem Bauteil und Herstellverfahren |
| JPH07312423A (ja) | 1994-05-17 | 1995-11-28 | Hitachi Ltd | Mis型半導体装置 |
| US5475251A (en) | 1994-05-31 | 1995-12-12 | National Semiconductor Corporation | Secure non-volatile memory cell |
| JP2978736B2 (ja) | 1994-06-21 | 1999-11-15 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5376577A (en) | 1994-06-30 | 1994-12-27 | Micron Semiconductor, Inc. | Method of forming a low resistive current path between a buried contact and a diffusion region |
| US5650340A (en) | 1994-08-18 | 1997-07-22 | Sun Microsystems, Inc. | Method of making asymmetric low power MOS devices |
| US5622880A (en) | 1994-08-18 | 1997-04-22 | Sun Microsystems, Inc. | Method of making a low power, high performance junction transistor |
| US5472894A (en) | 1994-08-23 | 1995-12-05 | United Microelectronics Corp. | Method of fabricating lightly doped drain transistor device |
| JP3474332B2 (ja) | 1994-10-11 | 2003-12-08 | 台灣茂▲夕▼電子股▲分▼有限公司 | Dram用の自己調整されたキャパシタ底部プレート・ローカル相互接続方法 |
| WO1996016432A2 (en) | 1994-11-16 | 1996-05-30 | Matsushita Electric Industrial Co., Ltd. | Channel or source/drain structure of mosfet and method for fabricating the same |
| US5675167A (en) | 1994-11-24 | 1997-10-07 | Nippondenso Co., Ltd. | Enhancement-type semiconductor having reduced leakage current |
| JP3611901B2 (ja) | 1994-12-09 | 2005-01-19 | セイコーインスツル株式会社 | 半導体装置の製造方法 |
| US5580804A (en) | 1994-12-15 | 1996-12-03 | Advanced Micro Devices, Inc. | Method for fabricating true LDD devices in a MOS technology |
| US5510279A (en) | 1995-01-06 | 1996-04-23 | United Microelectronics Corp. | Method of fabricating an asymmetric lightly doped drain transistor device |
| US5478763A (en) | 1995-01-19 | 1995-12-26 | United Microelectronics Corporation | High performance field effect transistor and method of manufacture thereof |
| JP2710221B2 (ja) | 1995-01-25 | 1998-02-10 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| US5541614A (en) | 1995-04-04 | 1996-07-30 | Hughes Aircraft Company | Smart antenna system using microelectromechanically tunable dipole antennas and photonic bandgap materials |
| JPH08274041A (ja) | 1995-04-04 | 1996-10-18 | Hitachi Ltd | 半導体装置及びその製造方法 |
| US5744372A (en) | 1995-04-12 | 1998-04-28 | National Semiconductor Corporation | Fabrication of complementary field-effect transistors each having multi-part channel |
| US5576988A (en) | 1995-04-27 | 1996-11-19 | National Semiconductor Corporation | Secure non-volatile memory array |
| JP3641511B2 (ja) | 1995-06-16 | 2005-04-20 | 株式会社ルネサステクノロジ | 半導体装置 |
| DE69625747T2 (de) | 1995-06-19 | 2003-10-23 | Interuniversitair Micro-Electronica Centrum Vzw, Leuven-Heverlee | Ätzverfahren für CoSi2-Schichten und Verfahren zur Herstellung von Schottky-Barrieren Detektoren unter Verwendung desselben |
| US5607879A (en) | 1995-06-28 | 1997-03-04 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for forming buried plug contacts on semiconductor integrated circuits |
| JP3521097B2 (ja) | 1995-07-03 | 2004-04-19 | シャープ株式会社 | 表面チャネル型cmosトランジスタの製造方法 |
| KR0165423B1 (ko) | 1995-07-24 | 1998-12-15 | 김광호 | 반도체 장치의 접속구조 및 그 제조방법 |
| KR100202633B1 (ko) | 1995-07-26 | 1999-06-15 | 구본준 | 반도체 소자 제조방법 |
| GB9517895D0 (en) | 1995-09-02 | 1995-11-01 | Kodak Ltd | Method of processing a colour photographic silver halide material |
| US6127700A (en) | 1995-09-12 | 2000-10-03 | National Semiconductor Corporation | Field-effect transistor having local threshold-adjust doping |
| US5783846A (en) | 1995-09-22 | 1998-07-21 | Hughes Electronics Corporation | Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering |
| US5821147A (en) | 1995-12-11 | 1998-10-13 | Lucent Technologies, Inc. | Integrated circuit fabrication |
| US5638946A (en) | 1996-01-11 | 1997-06-17 | Northeastern University | Micromechanical switch with insulated switch contact |
| US5763916A (en) | 1996-04-19 | 1998-06-09 | Micron Technology, Inc. | Structure and method for improved storage node isolation |
| KR100374737B1 (ko) | 1996-06-28 | 2003-07-16 | 세이코 엡슨 가부시키가이샤 | 트랜지스터형성방법,그트랜지스터를포함하는회로,액티브매트릭스기판의제조방법,표시장치의제조방법,및프로젝터및전자기기 |
| US6037627A (en) | 1996-08-02 | 2000-03-14 | Seiko Instruments Inc. | MOS semiconductor device |
| JPH1056082A (ja) | 1996-08-07 | 1998-02-24 | Mitsubishi Electric Corp | 半導体集積回路装置及びその製造方法 |
| US5877050A (en) | 1996-09-03 | 1999-03-02 | Advanced Micro Devices, Inc. | Method of making N-channel and P-channel devices using two tube anneals and two rapid thermal anneals |
| US5759897A (en) | 1996-09-03 | 1998-06-02 | Advanced Micro Devices, Inc. | Method of making an asymmetrical transistor with lightly and heavily doped drain regions and ultra-heavily doped source region |
| US5648286A (en) | 1996-09-03 | 1997-07-15 | Advanced Micro Devices, Inc. | Method of making asymmetrical transistor with lightly doped drain region, heavily doped source and drain regions, and ultra-heavily doped source region |
| JPH1092950A (ja) | 1996-09-10 | 1998-04-10 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| US5858843A (en) | 1996-09-27 | 1999-01-12 | Intel Corporation | Low temperature method of forming gate electrode and gate dielectric |
| US5909622A (en) | 1996-10-01 | 1999-06-01 | Advanced Micro Devices, Inc. | Asymmetrical p-channel transistor formed by nitrided oxide and large tilt angle LDD implant |
| KR100205320B1 (ko) | 1996-10-25 | 1999-07-01 | 구본준 | 모스펫 및 그 제조방법 |
| US5789298A (en) | 1996-11-04 | 1998-08-04 | Advanced Micro Devices, Inc. | High performance mosfet structure having asymmetrical spacer formation and method of making the same |
| US5998272A (en) | 1996-11-12 | 1999-12-07 | Advanced Micro Devices, Inc. | Silicidation and deep source-drain formation prior to source-drain extension formation |
| DE19730715C1 (de) | 1996-11-12 | 1998-11-26 | Fraunhofer Ges Forschung | Verfahren zum Herstellen eines mikromechanischen Relais |
| JP2924832B2 (ja) | 1996-11-28 | 1999-07-26 | 日本電気株式会社 | 半導体装置の製造方法 |
| US6010929A (en) | 1996-12-11 | 2000-01-04 | Texas Instruments Incorporated | Method for forming high voltage and low voltage transistors on the same substrate |
| US5976943A (en) | 1996-12-27 | 1999-11-02 | Vlsi Technology, Inc. | Method for bi-layer programmable resistor |
| US5702972A (en) | 1997-01-27 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of fabricating MOSFET devices |
| US5998257A (en) | 1997-03-13 | 1999-12-07 | Micron Technology, Inc. | Semiconductor processing methods of forming integrated circuitry memory devices, methods of forming capacitor containers, methods of making electrical connection to circuit nodes and related integrated circuitry |
| US5920097A (en) | 1997-03-26 | 1999-07-06 | Advanced Micro Devices, Inc. | Compact, dual-transistor integrated circuit |
| US5895241A (en) | 1997-03-28 | 1999-04-20 | Lu; Tao Cheng | Method for fabricating a cell structure for mask ROM |
| US5973375A (en) | 1997-06-06 | 1999-10-26 | Hughes Electronics Corporation | Camouflaged circuit structure with step implants |
| US5834356A (en) | 1997-06-27 | 1998-11-10 | Vlsi Technology, Inc. | Method of making high resistive structures in salicided process semiconductor devices |
| US6080614A (en) | 1997-06-30 | 2000-06-27 | Intersil Corp | Method of making a MOS-gated semiconductor device with a single diffusion |
| US5874328A (en) | 1997-06-30 | 1999-02-23 | Advanced Micro Devices, Inc. | Reverse CMOS method for dual isolation semiconductor device |
| US5960291A (en) | 1997-08-08 | 1999-09-28 | Advanced Micro Devices, Inc. | Asymmetric channel transistor and method for making same |
| US5891782A (en) | 1997-08-21 | 1999-04-06 | Sharp Microelectronics Technology, Inc. | Method for fabricating an asymmetric channel doped MOS structure |
| TW437099B (en) | 1997-09-26 | 2001-05-28 | Matsushita Electronics Corp | Non-volatile semiconductor memory device and the manufacturing method thereof |
| US5925914A (en) | 1997-10-06 | 1999-07-20 | Advanced Micro Devices | Asymmetric S/D structure to improve transistor performance by reducing Miller capacitance |
| US6137318A (en) | 1997-12-09 | 2000-10-24 | Oki Electric Industry Co., Ltd. | Logic circuit having dummy MOS transistor |
| US5888887A (en) | 1997-12-15 | 1999-03-30 | Chartered Semiconductor Manufacturing, Ltd. | Trenchless buried contact process technology |
| US6054659A (en) | 1998-03-09 | 2000-04-25 | General Motors Corporation | Integrated electrostatically-actuated micromachined all-metal micro-relays |
| US6229177B1 (en) | 1998-03-30 | 2001-05-08 | Advanced Micro Devices, Inc. | Semiconductor with laterally non-uniform channel doping profile |
| KR100268882B1 (ko) | 1998-04-02 | 2000-10-16 | 김영환 | 반도체 메모리 장치의 보안 회로 |
| US6172899B1 (en) | 1998-05-08 | 2001-01-09 | Micron Technology. Inc. | Static-random-access-memory cell |
| US6046659A (en) | 1998-05-15 | 2000-04-04 | Hughes Electronics Corporation | Design and fabrication of broadband surface-micromachined micro-electro-mechanical switches for microwave and millimeter-wave applications |
| JP2000012687A (ja) | 1998-06-23 | 2000-01-14 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| JP2000040810A (ja) | 1998-07-23 | 2000-02-08 | Seiko Epson Corp | 半導体装置 |
| JP2000040809A (ja) | 1998-07-23 | 2000-02-08 | Seiko Epson Corp | 半導体装置 |
| US6355508B1 (en) | 1998-09-02 | 2002-03-12 | Micron Technology, Inc. | Method for forming electrostatic discharge protection device having a graded junction |
| US6215158B1 (en) | 1998-09-10 | 2001-04-10 | Lucent Technologies Inc. | Device and method for forming semiconductor interconnections in an integrated circuit substrate |
| US6146952A (en) | 1998-10-01 | 2000-11-14 | Advanced Micro Devices | Semiconductor device having self-aligned asymmetric source/drain regions and method of fabrication thereof |
| US6291325B1 (en) | 1998-11-18 | 2001-09-18 | Sharp Laboratories Of America, Inc. | Asymmetric MOS channel structure with drain extension and method for same |
| US6093609A (en) | 1998-11-18 | 2000-07-25 | United Microelectronics Corp. | Method for forming semiconductor device with common gate, source and well |
| DE10080131D2 (de) | 1999-01-25 | 2002-04-25 | Gfd Ges Fuer Diamantprodukte M | Mikroschaltkontakt |
| US6242329B1 (en) | 1999-02-03 | 2001-06-05 | Advanced Micro Devices, Inc. | Method for manufacturing asymmetric channel transistor |
| US6103563A (en) | 1999-03-17 | 2000-08-15 | Advanced Micro Devices, Inc. | Nitride disposable spacer to reduce mask count in CMOS transistor formation |
| US6117762A (en) * | 1999-04-23 | 2000-09-12 | Hrl Laboratories, Llc | Method and apparatus using silicide layer for protecting integrated circuits from reverse engineering |
| US6384457B2 (en) | 1999-05-03 | 2002-05-07 | Intel Corporation | Asymmetric MOSFET devices |
| US6255174B1 (en) | 1999-06-15 | 2001-07-03 | Advanced Micro Devices, Inc. | Mos transistor with dual pocket implant |
| US6365453B1 (en) | 1999-06-16 | 2002-04-02 | Micron Technology, Inc. | Method and structure for reducing contact aspect ratios |
| US6057520A (en) | 1999-06-30 | 2000-05-02 | Mcnc | Arc resistant high voltage micromachined electrostatic switch |
| US6261912B1 (en) | 1999-08-10 | 2001-07-17 | United Microelectronics Corp. | Method of fabricating a transistor |
| US6479350B1 (en) | 1999-08-18 | 2002-11-12 | Advanced Micro Devices, Inc. | Reduced masking step CMOS transistor formation using removable amorphous silicon sidewall spacers |
| US6465315B1 (en) | 2000-01-03 | 2002-10-15 | Advanced Micro Devices, Inc. | MOS transistor with local channel compensation implant |
| TW439299B (en) | 2000-01-11 | 2001-06-07 | United Microelectronics Corp | Manufacturing method of metal oxide semiconductor having selective silicon epitaxial growth |
| US6566204B1 (en) | 2000-03-31 | 2003-05-20 | National Semiconductor Corporation | Use of mask shadowing and angled implantation in fabricating asymmetrical field-effect transistors |
| US6399452B1 (en) | 2000-07-08 | 2002-06-04 | Advanced Micro Devices, Inc. | Method of fabricating transistors with low thermal budget |
| US7217977B2 (en) | 2004-04-19 | 2007-05-15 | Hrl Laboratories, Llc | Covert transformation of transistor properties as a circuit protection method |
| JP2002170886A (ja) * | 2000-09-19 | 2002-06-14 | Seiko Instruments Inc | 基準電圧用半導体装置とその製造方法 |
| EP1193758A1 (en) | 2000-10-02 | 2002-04-03 | STMicroelectronics S.r.l. | Anti-deciphering contacts |
| US6815816B1 (en) * | 2000-10-25 | 2004-11-09 | Hrl Laboratories, Llc | Implanted hidden interconnections in a semiconductor device for preventing reverse engineering |
| EP1202353A1 (en) | 2000-10-27 | 2002-05-02 | STMicroelectronics S.r.l. | Mask programmed ROM and method of fabrication |
| TW471044B (en) | 2000-11-14 | 2002-01-01 | Vanguard Int Semiconduct Corp | Method for producing dummy gate of ESD protective device |
| DE10058078C1 (de) | 2000-11-23 | 2002-04-11 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit Analysierschutz und Verfahren zur Herstellung der Anordnung |
| TWI288472B (en) | 2001-01-18 | 2007-10-11 | Toshiba Corp | Semiconductor device and method of fabricating the same |
| US7294935B2 (en) * | 2001-01-24 | 2007-11-13 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide |
| JP2002252289A (ja) * | 2001-02-27 | 2002-09-06 | Fuji Electric Co Ltd | 半導体集積回路装置およびその製造方法 |
| DE10120520A1 (de) * | 2001-04-26 | 2002-11-14 | Infineon Technologies Ag | Halbleiterbauelement und Herstellungsverfahren |
| US6466489B1 (en) | 2001-05-18 | 2002-10-15 | International Business Machines Corporation | Use of source/drain asymmetry MOSFET devices in dynamic and analog circuits |
| TWI222747B (en) | 2001-05-29 | 2004-10-21 | Macronix Int Co Ltd | Method of manufacturing metal-oxide semiconductor transistor |
| US6740942B2 (en) | 2001-06-15 | 2004-05-25 | Hrl Laboratories, Llc. | Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact |
| US6911694B2 (en) | 2001-06-27 | 2005-06-28 | Ricoh Company, Ltd. | Semiconductor device and method for fabricating such device |
| US6476449B1 (en) * | 2001-09-05 | 2002-11-05 | Winbond Electronics Corp. | Silicide block for ESD protection devices |
| JP2003086807A (ja) | 2001-09-10 | 2003-03-20 | Oki Electric Ind Co Ltd | 電界効果トランジスタの製造方法 |
| JP2003100899A (ja) | 2001-09-27 | 2003-04-04 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| US6921690B2 (en) | 2001-12-20 | 2005-07-26 | Intersil Americas Inc. | Method of fabricating enhanced EPROM structures with accentuated hot electron generation regions |
| KR100502407B1 (ko) | 2002-04-11 | 2005-07-19 | 삼성전자주식회사 | 고유전막과 높은 도전성의 전극을 갖는 게이트 구조체 및그 형성 방법 |
| JP3746246B2 (ja) | 2002-04-16 | 2006-02-15 | 株式会社東芝 | 半導体装置の製造方法 |
| JP2003324159A (ja) | 2002-04-26 | 2003-11-14 | Ricoh Co Ltd | 半導体装置 |
| KR100958421B1 (ko) | 2002-09-14 | 2010-05-18 | 페어차일드코리아반도체 주식회사 | 전력 소자 및 그 제조방법 |
| US7049667B2 (en) * | 2002-09-27 | 2006-05-23 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
| JP2004134589A (ja) * | 2002-10-10 | 2004-04-30 | Sanyo Electric Co Ltd | 半導体装置 |
| US6833307B1 (en) | 2002-10-30 | 2004-12-21 | Advanced Micro Devices, Inc. | Method for manufacturing a semiconductor component having an early halo implant |
| US7208383B1 (en) | 2002-10-30 | 2007-04-24 | Advanced Micro Devices, Inc. | Method of manufacturing a semiconductor component |
| US6979606B2 (en) | 2002-11-22 | 2005-12-27 | Hrl Laboratories, Llc | Use of silicon block process step to camouflage a false transistor |
| AU2003293540A1 (en) | 2002-12-13 | 2004-07-09 | Raytheon Company | Integrated circuit modification using well implants |
| US6746924B1 (en) | 2003-02-27 | 2004-06-08 | International Business Machines Corporation | Method of forming asymmetric extension mosfet using a drain side spacer |
| US6825530B1 (en) | 2003-06-11 | 2004-11-30 | International Business Machines Corporation | Zero Threshold Voltage pFET and method of making same |
| US7179712B2 (en) | 2003-08-14 | 2007-02-20 | Freescale Semiconductor, Inc. | Multibit ROM cell and method therefor |
| US7012273B2 (en) | 2003-08-14 | 2006-03-14 | Silicon Storage Technology, Inc. | Phase change memory device employing thermal-electrical contacts with narrowing electrical current paths |
| US7214575B2 (en) | 2004-01-06 | 2007-05-08 | Micron Technology, Inc. | Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors |
| US7242063B1 (en) | 2004-06-29 | 2007-07-10 | Hrl Laboratories, Llc | Symmetric non-intrusive and covert technique to render a transistor permanently non-operable |
| US7195266B2 (en) | 2004-07-01 | 2007-03-27 | Cnh America Llc | Kingpin assembly for a three-wheeled agricultural applicator |
| JP2006073939A (ja) * | 2004-09-06 | 2006-03-16 | Toshiba Corp | 不揮発性半導体記憶装置及び不揮発性半導体記憶装置の製造方法 |
| JP4540438B2 (ja) * | 2004-09-27 | 2010-09-08 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
-
2003
- 2003-08-05 US US10/635,790 patent/US7049667B2/en not_active Expired - Lifetime
- 2003-09-23 AU AU2003278917A patent/AU2003278917A1/en not_active Abandoned
- 2003-09-23 GB GB0607210A patent/GB2422487B/en not_active Expired - Fee Related
- 2003-09-23 WO PCT/US2003/030212 patent/WO2004030097A1/en not_active Ceased
- 2003-09-23 GB GB0508291A patent/GB2410835B/en not_active Expired - Fee Related
- 2003-09-23 JP JP2005501980A patent/JP2006501692A/ja active Pending
- 2003-09-26 TW TW092126686A patent/TWI251282B/zh not_active IP Right Cessation
-
2006
- 2006-03-14 US US11/375,846 patent/US7888213B2/en not_active Expired - Fee Related
-
2010
- 2010-02-12 JP JP2010029399A patent/JP5185305B2/ja not_active Expired - Fee Related
- 2010-11-18 US US12/949,657 patent/US8258583B1/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2000055889A1 (en) * | 1999-03-18 | 2000-09-21 | Koninklijke Philips Electronics N.V. | Semiconductor device with transparent link area for silicide applications and fabrication thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010505279A (ja) * | 2006-09-28 | 2010-02-18 | エイチアールエル ラボラトリーズ,エルエルシー | リバースエンジニアリングに対する改善された抵抗力を有する半導体チップ |
Also Published As
| Publication number | Publication date |
|---|---|
| GB0508291D0 (en) | 2005-06-01 |
| GB2410835A (en) | 2005-08-10 |
| GB2422487B (en) | 2007-05-02 |
| US20040061186A1 (en) | 2004-04-01 |
| JP2010118688A (ja) | 2010-05-27 |
| AU2003278917A1 (en) | 2004-04-19 |
| US8258583B1 (en) | 2012-09-04 |
| US7888213B2 (en) | 2011-02-15 |
| US7049667B2 (en) | 2006-05-23 |
| GB2410835B (en) | 2007-01-17 |
| GB2422487A (en) | 2006-07-26 |
| TW200409248A (en) | 2004-06-01 |
| GB0607210D0 (en) | 2006-05-17 |
| WO2004030097A1 (en) | 2004-04-08 |
| TWI251282B (en) | 2006-03-11 |
| JP5185305B2 (ja) | 2013-04-17 |
| US20060157803A1 (en) | 2006-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5185305B2 (ja) | リバースエンジニアリングを防ぐための導電性チャネル擬似ブロック処理方法及びその回路 | |
| US8679908B1 (en) | Use of silicide block process to camouflage a false transistor | |
| JP4909490B2 (ja) | リバースエンジニアリングを防止するための半導体デバイス中の打込み隠れ相互接続 | |
| US7935603B1 (en) | Symmetric non-intrusive and covert technique to render a transistor permanently non-operable | |
| JP4791635B2 (ja) | シリサイド層を用いてリバースエンジニエアリングから集積回路を保護する方法および装置 | |
| US8524553B2 (en) | Integrated circuit modification using well implants | |
| US7541266B2 (en) | Covert transformation of transistor properties as a circuit protection method | |
| US8564073B1 (en) | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer | |
| US6897535B2 (en) | Integrated circuit with reverse engineering protection | |
| GB2430800A (en) | Camouflaged circuit structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060919 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060919 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060921 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090421 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090423 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090721 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090728 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090812 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090821 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091013 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100212 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20100325 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20100603 |
|
| A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20100625 |