JP2005535103A5 - - Google Patents

Download PDF

Info

Publication number
JP2005535103A5
JP2005535103A5 JP2003543094A JP2003543094A JP2005535103A5 JP 2005535103 A5 JP2005535103 A5 JP 2005535103A5 JP 2003543094 A JP2003543094 A JP 2003543094A JP 2003543094 A JP2003543094 A JP 2003543094A JP 2005535103 A5 JP2005535103 A5 JP 2005535103A5
Authority
JP
Japan
Prior art keywords
integrated circuit
pad
plane
cavity
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003543094A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005535103A (ja
Filing date
Publication date
Priority claimed from US10/008,800 external-priority patent/US6916682B2/en
Application filed filed Critical
Publication of JP2005535103A publication Critical patent/JP2005535103A/ja
Publication of JP2005535103A5 publication Critical patent/JP2005535103A5/ja
Pending legal-status Critical Current

Links

JP2003543094A 2001-11-08 2002-10-16 半導体パッケージ装置ならびに製作および試験方法 Pending JP2005535103A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/008,800 US6916682B2 (en) 2001-11-08 2001-11-08 Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing
PCT/US2002/033083 WO2003041158A2 (en) 2001-11-08 2002-10-16 Semiconductor package device and method of formation and testing

Publications (2)

Publication Number Publication Date
JP2005535103A JP2005535103A (ja) 2005-11-17
JP2005535103A5 true JP2005535103A5 (enExample) 2006-01-05

Family

ID=21733752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003543094A Pending JP2005535103A (ja) 2001-11-08 2002-10-16 半導体パッケージ装置ならびに製作および試験方法

Country Status (8)

Country Link
US (1) US6916682B2 (enExample)
EP (1) EP1481421A2 (enExample)
JP (1) JP2005535103A (enExample)
KR (1) KR100926002B1 (enExample)
CN (1) CN100477141C (enExample)
AU (1) AU2002337875A1 (enExample)
TW (1) TWI260076B (enExample)
WO (1) WO2003041158A2 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG108245A1 (en) 2001-03-30 2005-01-28 Micron Technology Inc Ball grid array interposer, packages and methods
JP2003243604A (ja) * 2002-02-13 2003-08-29 Sony Corp 電子部品及び電子部品の製造方法
US7573136B2 (en) * 2002-06-27 2009-08-11 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor device components
US6906415B2 (en) * 2002-06-27 2005-06-14 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor devices and methods
US6964881B2 (en) * 2002-08-27 2005-11-15 Micron Technology, Inc. Multi-chip wafer level system packages and methods of forming same
US7071545B1 (en) * 2002-12-20 2006-07-04 Asat Ltd. Shielded integrated circuit package
JP3867796B2 (ja) * 2003-10-09 2007-01-10 セイコーエプソン株式会社 半導体装置及びその製造方法、回路基板並びに電子機器
JP4556023B2 (ja) * 2004-04-22 2010-10-06 独立行政法人産業技術総合研究所 システムインパッケージ試験検査装置および試験検査方法
TWI270953B (en) * 2005-08-17 2007-01-11 Advanced Semiconductor Eng Substrate and testing method thereof
KR100690246B1 (ko) * 2006-01-10 2007-03-12 삼성전자주식회사 플립 칩 시스템 인 패키지 제조 방법
US8410594B2 (en) * 2006-01-11 2013-04-02 Stats Chippac Ltd. Inter-stacking module system
US20080251901A1 (en) * 2006-01-24 2008-10-16 Zigmund Ramirez Camacho Stacked integrated circuit package system
DE102006017059B4 (de) * 2006-04-11 2008-04-17 Infineon Technologies Ag Halbleiter-Bauelement-System, sowie Verfahren zum Modifizieren eines Halbleiterbauelements
JP3942190B1 (ja) * 2006-04-25 2007-07-11 国立大学法人九州工業大学 両面電極構造の半導体装置及びその製造方法
KR100782774B1 (ko) * 2006-05-25 2007-12-05 삼성전기주식회사 Ｓｉｐ 모듈
JP4930699B2 (ja) * 2006-12-06 2012-05-16 凸版印刷株式会社 半導体装置
US7973310B2 (en) * 2008-07-11 2011-07-05 Chipmos Technologies Inc. Semiconductor package structure and method for manufacturing the same
US8384203B2 (en) 2008-07-18 2013-02-26 United Test And Assembly Center Ltd. Packaging structural member
US8742603B2 (en) * 2010-05-20 2014-06-03 Qualcomm Incorporated Process for improving package warpage and connection reliability through use of a backside mold configuration (BSMC)
US8664540B2 (en) * 2011-05-27 2014-03-04 Taiwan Semiconductor Manufacturing Company, Ltd. Interposer testing using dummy connections
US9472533B2 (en) * 2013-11-20 2016-10-18 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming wire bondable fan-out EWLB package
WO2017111773A1 (en) * 2015-12-23 2017-06-29 Juan Landeros Reverse mounted gull wing electronic package
US9721881B1 (en) 2016-04-29 2017-08-01 Nxp Usa, Inc. Apparatus and methods for multi-die packaging
US20180190776A1 (en) * 2016-12-30 2018-07-05 Sireesha Gogineni Semiconductor chip package with cavity
KR102886060B1 (ko) * 2022-11-22 2025-11-12 앱솔릭스 인코포레이티드 패키징 기판 및 이를 포함하는 반도체 패키지

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2439478A1 (fr) * 1978-10-19 1980-05-16 Cii Honeywell Bull Boitier plat pour dispositifs a circuits integres
US4729061A (en) * 1985-04-29 1988-03-01 Advanced Micro Devices, Inc. Chip on board package for integrated circuit devices using printed circuit boards and means for conveying the heat to the opposite side of the package from the chip mounting side to permit the heat to dissipate therefrom
JPH0821672B2 (ja) 1987-07-04 1996-03-04 株式会社堀場製作所 イオン濃度測定用シート型電極の製造方法
JP2585006B2 (ja) * 1987-07-22 1997-02-26 東レ・ダウコーニング・シリコーン株式会社 樹脂封止型半導体装置およびその製造方法
US5219795A (en) * 1989-02-07 1993-06-15 Fujitsu Limited Dual in-line packaging and method of producing the same
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5172303A (en) * 1990-11-23 1992-12-15 Motorola, Inc. Electronic component assembly
US5383269A (en) * 1991-09-03 1995-01-24 Microelectronics And Computer Technology Corporation Method of making three dimensional integrated circuit interconnect module
US5468994A (en) 1992-12-10 1995-11-21 Hewlett-Packard Company High pin count package for semiconductor device
US5291062A (en) * 1993-03-01 1994-03-01 Motorola, Inc. Area array semiconductor device having a lid with functional contacts
US5679978A (en) 1993-12-06 1997-10-21 Fujitsu Limited Semiconductor device having resin gate hole through substrate for resin encapsulation
JP3288840B2 (ja) 1994-02-28 2002-06-04 三菱電機株式会社 半導体装置およびその製造方法
US5747874A (en) * 1994-09-20 1998-05-05 Fujitsu Limited Semiconductor device, base member for semiconductor device and semiconductor device unit
US5998864A (en) 1995-05-26 1999-12-07 Formfactor, Inc. Stacking semiconductor devices, particularly memory chips
JP2725637B2 (ja) * 1995-05-31 1998-03-11 日本電気株式会社 電子回路装置およびその製造方法
WO1996041378A1 (en) 1995-06-07 1996-12-19 The Panda Project Semiconductor die carrier having double-sided die attach plate
JPH0917919A (ja) 1995-06-29 1997-01-17 Fujitsu Ltd 半導体装置
US5798564A (en) * 1995-12-21 1998-08-25 Texas Instruments Incorporated Multiple chip module apparatus having dual sided substrate
US5843808A (en) 1996-01-11 1998-12-01 Asat, Limited Structure and method for automated assembly of a tab grid array package
KR0179921B1 (ko) * 1996-05-17 1999-03-20 문정환 적측형 반도체 패키지
US5723907A (en) * 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US6225688B1 (en) 1997-12-11 2001-05-01 Tessera, Inc. Stacked microelectronic assembly and method therefor
US5994166A (en) * 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
US5815372A (en) * 1997-03-25 1998-09-29 Intel Corporation Packaging multiple dies on a ball grid array substrate
JP2964983B2 (ja) 1997-04-02 1999-10-18 日本電気株式会社 三次元メモリモジュール及びそれを用いた半導体装置
US5963429A (en) * 1997-08-20 1999-10-05 Sulzer Intermedics Inc. Printed circuit substrate with cavities for encapsulating integrated circuits
JPH11219984A (ja) 1997-11-06 1999-08-10 Sharp Corp 半導体装置パッケージおよびその製造方法ならびにそのための回路基板
US6133067A (en) * 1997-12-06 2000-10-17 Amic Technology Inc. Architecture for dual-chip integrated circuit package and method of manufacturing the same
FR2772516B1 (fr) * 1997-12-12 2003-07-04 Ela Medical Sa Circuit electronique, notamment pour un dispositif medical implantable actif tel qu'un stimulateur ou defibrillateur cardiaque, et son procede de realisation
JP2000208698A (ja) * 1999-01-18 2000-07-28 Toshiba Corp 半導体装置
JP3939429B2 (ja) * 1998-04-02 2007-07-04 沖電気工業株式会社 半導体装置
US6184463B1 (en) * 1998-04-13 2001-02-06 Harris Corporation Integrated circuit package for flip chip
US6329713B1 (en) * 1998-10-21 2001-12-11 International Business Machines Corporation Integrated circuit chip carrier assembly comprising a stiffener attached to a dielectric substrate
JP3512657B2 (ja) 1998-12-22 2004-03-31 シャープ株式会社 半導体装置
US6201302B1 (en) 1998-12-31 2001-03-13 Sampo Semiconductor Corporation Semiconductor package having multi-dies
JP3235589B2 (ja) 1999-03-16 2001-12-04 日本電気株式会社 半導体装置
TW409330B (en) 1999-03-20 2000-10-21 United Microelectronics Corp Repairable multi-chip module package
JP3576030B2 (ja) * 1999-03-26 2004-10-13 沖電気工業株式会社 半導体装置及びその製造方法
US6117704A (en) * 1999-03-31 2000-09-12 Irvine Sensors Corporation Stackable layers containing encapsulated chips
JP3575001B2 (ja) * 1999-05-07 2004-10-06 アムコー テクノロジー コリア インコーポレーティド 半導体パッケージ及びその製造方法
JP2001077301A (ja) * 1999-08-24 2001-03-23 Amkor Technology Korea Inc 半導体パッケージ及びその製造方法
JP3418759B2 (ja) * 1999-08-24 2003-06-23 アムコー テクノロジー コリア インコーポレーティド 半導体パッケージ
JP2001077293A (ja) * 1999-09-02 2001-03-23 Nec Corp 半導体装置
JP2001094045A (ja) * 1999-09-22 2001-04-06 Seiko Epson Corp 半導体装置
JP3485507B2 (ja) * 1999-10-25 2004-01-13 沖電気工業株式会社 半導体装置
US6344687B1 (en) * 1999-12-22 2002-02-05 Chih-Kung Huang Dual-chip packaging
SG100635A1 (en) * 2001-03-09 2003-12-26 Micron Technology Inc Die support structure
SG108245A1 (en) * 2001-03-30 2005-01-28 Micron Technology Inc Ball grid array interposer, packages and methods
US6787916B2 (en) * 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity

Similar Documents

Publication Publication Date Title
JP2005535103A5 (enExample)
JP2007507108A5 (enExample)
JP2008521213A5 (enExample)
WO2004111659A3 (en) Methods and apparatus for packaging integrated circuit devices
EP1333490A3 (en) Ball grid array package with patterned stiffener layer
JP2006523964A5 (enExample)
EP2937897A3 (en) Device package and methods for the fabrication and testing thereof
SG132619A1 (en) Method for packaging a semiconductor device
TW200703536A (en) Semiconductor device, manufacturing method thereof, and measuring method thereof
EP1333502A3 (en) Surface-mount package for an optical sensing device and method of manufacture
JP2005235858A5 (enExample)
JP2010287710A5 (ja) 半導体装置の製造方法
WO2009028596A1 (ja) 受動素子内蔵基板、製造方法、及び半導体装置
TWI253728B (en) Three dimensional package and packaging method for integrated circuits
WO2006014894A3 (en) Method and apparatus for producing co-planar bonding pads on a substrate
JPH11126865A5 (enExample)
JP2007329493A5 (enExample)
JP2007129110A5 (enExample)
JP2006073805A5 (enExample)
JP2010040955A5 (enExample)
JPH10303259A5 (enExample)
CN112420533A (zh) 一种指纹产品的模具结构及其芯片封装方法
JP2006080564A5 (enExample)
TW200727422A (en) Package structure and manufacturing method thereof
CN111128918A (zh) 一种芯片封装方法及芯片