CN1499726A - 占空度校正电路和具有该电路的延迟锁相环 - Google Patents
占空度校正电路和具有该电路的延迟锁相环 Download PDFInfo
- Publication number
- CN1499726A CN1499726A CNA2003101026617A CN200310102661A CN1499726A CN 1499726 A CN1499726 A CN 1499726A CN A2003101026617 A CNA2003101026617 A CN A2003101026617A CN 200310102661 A CN200310102661 A CN 200310102661A CN 1499726 A CN1499726 A CN 1499726A
- Authority
- CN
- China
- Prior art keywords
- clock
- partition member
- signal
- duty cycle
- normal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 title description 3
- 238000001514 detection method Methods 0.000 claims description 3
- 238000005192 partition Methods 0.000 claims 19
- 238000010586 diagram Methods 0.000 description 5
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 4
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000001915 proofreading effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
- H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
- Dram (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR66425/2002 | 2002-10-30 | ||
KR10-2002-0066425A KR100490655B1 (ko) | 2002-10-30 | 2002-10-30 | 듀티 사이클 보정 회로 및 그를 구비한 지연고정루프 |
KR66425/02 | 2002-10-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1499726A true CN1499726A (zh) | 2004-05-26 |
CN100505545C CN100505545C (zh) | 2009-06-24 |
Family
ID=32291707
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003101026617A Expired - Fee Related CN100505545C (zh) | 2002-10-30 | 2003-10-28 | 占空度校正电路和具有该电路的延迟锁相环 |
Country Status (4)
Country | Link |
---|---|
US (1) | US6859081B2 (zh) |
KR (1) | KR100490655B1 (zh) |
CN (1) | CN100505545C (zh) |
TW (1) | TWI282665B (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102006033A (zh) * | 2010-11-19 | 2011-04-06 | 长沙景嘉微电子有限公司 | 一种基于带权重延迟链的数字50%占空比调节电路 |
CN104283550A (zh) * | 2014-09-29 | 2015-01-14 | 山东华芯半导体有限公司 | 一种延迟锁相环和占空比矫正电路 |
CN107943205A (zh) * | 2017-12-15 | 2018-04-20 | 四川长虹电器股份有限公司 | Ddr可综合物理层中用延迟链计算时钟周期的电路及方法 |
CN108231112A (zh) * | 2016-12-21 | 2018-06-29 | 爱思开海力士有限公司 | 占空比校正电路及方法 |
CN109857190A (zh) * | 2019-02-27 | 2019-06-07 | 苏州浪潮智能科技有限公司 | 一种时钟信号处理方法、装置、设备及可读存储介质 |
CN113746475A (zh) * | 2020-05-28 | 2021-12-03 | 华邦电子股份有限公司 | 延迟锁相回路装置及其操作方法 |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100486256B1 (ko) * | 2002-09-04 | 2005-05-03 | 삼성전자주식회사 | 듀티사이클 보정회로를 구비하는 반도체 메모리 장치 및상기 반도체 메모리 장치에서 클럭신호를 보간하는 회로 |
KR100518575B1 (ko) * | 2003-05-22 | 2005-10-04 | 삼성전자주식회사 | 지연동기루프의 듀티 사이클 보정회로 및 이를 구비하는지연동기루프 |
US7730434B2 (en) * | 2003-08-25 | 2010-06-01 | Tau-Metrix, Inc. | Contactless technique for evaluating a fabrication of a wafer |
KR100540485B1 (ko) * | 2003-10-29 | 2006-01-10 | 주식회사 하이닉스반도체 | 듀티 보정 전압 발생 회로 및 방법 |
KR100529390B1 (ko) * | 2004-02-19 | 2005-11-17 | 주식회사 하이닉스반도체 | 개회로 디지털 듀티 보정 회로 |
KR100673885B1 (ko) * | 2004-04-27 | 2007-01-26 | 주식회사 하이닉스반도체 | 반도체 기억 소자의 듀티 싸이클 교정 장치 및 그 방법 |
US7227393B1 (en) * | 2004-06-03 | 2007-06-05 | Marvell International Ltd. | Method and apparatus for adaptive delay cancellation in high-speed wireline transmitters |
US7187221B2 (en) * | 2004-06-30 | 2007-03-06 | Infineon Technologies Ag | Digital duty cycle corrector |
US7116143B2 (en) * | 2004-12-30 | 2006-10-03 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
KR100713082B1 (ko) | 2005-03-02 | 2007-05-02 | 주식회사 하이닉스반도체 | 클럭의 듀티 비율을 조정할 수 있는 지연 고정 루프 |
US7350095B2 (en) | 2005-03-17 | 2008-03-25 | International Business Machines Corporation | Digital circuit to measure and/or correct duty cycles |
KR100696957B1 (ko) * | 2005-03-31 | 2007-03-20 | 주식회사 하이닉스반도체 | 클럭 듀티 조정 회로, 이를 이용한 지연 고정 루프 회로 및그 방법 |
US7158443B2 (en) * | 2005-06-01 | 2007-01-02 | Micron Technology, Inc. | Delay-lock loop and method adapting itself to operate over a wide frequency range |
KR100782481B1 (ko) * | 2005-08-18 | 2007-12-05 | 삼성전자주식회사 | 클럭 신호 드라이버 및 이를 구비하는 클럭 신호 제공 회로 |
US7279946B2 (en) * | 2005-08-30 | 2007-10-09 | Infineon Technologies Ag | Clock controller with integrated DLL and DCC |
JP4915017B2 (ja) * | 2005-09-29 | 2012-04-11 | 株式会社ハイニックスセミコンダクター | 遅延固定ループ回路 |
KR100701423B1 (ko) * | 2005-09-29 | 2007-03-30 | 주식회사 하이닉스반도체 | 듀티 보정 장치 |
US7285996B2 (en) * | 2005-09-30 | 2007-10-23 | Slt Logic, Llc | Delay-locked loop |
KR100766373B1 (ko) * | 2005-12-28 | 2007-10-11 | 주식회사 하이닉스반도체 | 반도체 메모리의 클럭 발생장치 |
US7212138B1 (en) * | 2006-01-05 | 2007-05-01 | Sun Microsystems, Inc. | Delay-based analog-to-digital converter |
KR100701704B1 (ko) * | 2006-01-12 | 2007-03-29 | 주식회사 하이닉스반도체 | 듀티 교정 회로 |
US20070229115A1 (en) * | 2006-01-25 | 2007-10-04 | International Business Machines Corporation | Method and apparatus for correcting duty cycle error in a clock distribution network |
JP5143370B2 (ja) * | 2006-03-23 | 2013-02-13 | 富士通セミコンダクター株式会社 | 遅延制御回路 |
US7310010B2 (en) * | 2006-04-13 | 2007-12-18 | Infineon Technologies Ag | Duty cycle corrector |
KR100776903B1 (ko) * | 2006-04-24 | 2007-11-19 | 주식회사 하이닉스반도체 | 지연 고정 루프 |
KR100861919B1 (ko) * | 2006-07-18 | 2008-10-09 | 삼성전자주식회사 | 다 위상 신호 발생기 및 그 방법 |
KR100808055B1 (ko) | 2006-10-31 | 2008-02-28 | 주식회사 하이닉스반도체 | 반도체 소자의 지연 고정 루프와 그의 구동 방법 |
KR100811276B1 (ko) | 2006-12-29 | 2008-03-07 | 주식회사 하이닉스반도체 | 지연고정루프회로 |
KR100857436B1 (ko) * | 2007-01-24 | 2008-09-10 | 주식회사 하이닉스반도체 | Dll 회로 및 그 제어 방법 |
TW200835137A (en) * | 2007-02-07 | 2008-08-16 | Faraday Tech Corp | Controllable delay line and regulation-compensation circuit thereof |
KR100863001B1 (ko) * | 2007-02-09 | 2008-10-13 | 주식회사 하이닉스반도체 | 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법 |
KR100868014B1 (ko) * | 2007-02-12 | 2008-11-11 | 주식회사 하이닉스반도체 | 듀티 사이클 보정 회로 및 그 제어 방법 |
KR100892635B1 (ko) * | 2007-04-12 | 2009-04-09 | 주식회사 하이닉스반도체 | 듀티 사이클 보정 회로 |
KR100897254B1 (ko) * | 2007-04-12 | 2009-05-14 | 주식회사 하이닉스반도체 | 듀티 사이클 보정 회로 및 방법 |
KR100857447B1 (ko) * | 2007-05-11 | 2008-09-10 | 주식회사 하이닉스반도체 | Dll 회로 |
KR100857449B1 (ko) * | 2007-06-28 | 2008-09-10 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 dll 회로 |
JP2009089391A (ja) * | 2007-09-28 | 2009-04-23 | Hynix Semiconductor Inc | フリップフロップ及びこれを用いたデューティ比補正回路 |
KR101013444B1 (ko) * | 2008-03-14 | 2011-02-14 | 주식회사 하이닉스반도체 | 듀티 사이클 보정 장치 및 이를 포함하는 반도체 집적 회로 |
KR100942977B1 (ko) * | 2008-05-19 | 2010-02-17 | 주식회사 하이닉스반도체 | 듀티비 보정회로 |
KR100933805B1 (ko) * | 2008-06-30 | 2009-12-24 | 주식회사 하이닉스반도체 | 듀티비 보정회로 및 그를 포함하는 지연고정루프회로 |
JP2010088108A (ja) * | 2008-09-08 | 2010-04-15 | Elpida Memory Inc | Dll回路及びその制御方法 |
KR101046722B1 (ko) | 2009-07-01 | 2011-07-05 | 주식회사 하이닉스반도체 | 반도체 장치 |
KR101030275B1 (ko) * | 2009-10-30 | 2011-04-20 | 주식회사 하이닉스반도체 | 듀티 보정 회로 및 이를 포함하는 클럭 보정 회로 |
US8471617B2 (en) | 2010-06-17 | 2013-06-25 | Hynix Semiconductor Inc. | Duty cycle correction in a delay-locked loop |
TWI445313B (zh) * | 2010-11-05 | 2014-07-11 | Nat Univ Chung Cheng | Delayed locking circuit with twisted clocks |
KR20120127922A (ko) | 2011-05-16 | 2012-11-26 | 에스케이하이닉스 주식회사 | 듀티 보정 회로 |
CN102361453B (zh) * | 2011-08-15 | 2013-01-23 | 中国电子科技集团公司第二十四研究所 | 用于锁相环的高速占空比调节和双端转单端电路 |
US9954517B2 (en) | 2012-11-06 | 2018-04-24 | Micron Technology, Inc. | Apparatuses and methods for duty cycle adjustment |
JP6183225B2 (ja) * | 2014-01-16 | 2017-08-23 | 富士通株式会社 | タイミング調整回路、クロック生成回路、及びタイミング調整方法 |
US9413338B2 (en) | 2014-05-22 | 2016-08-09 | Micron Technology, Inc. | Apparatuses, methods, and circuits including a duty cycle adjustment circuit |
KR102240275B1 (ko) | 2014-12-01 | 2021-04-14 | 삼성전자주식회사 | 지연 고정 루프 및 이를 포함하는 메모리 장치 |
CN110649922B (zh) * | 2019-10-26 | 2022-12-20 | 复旦大学 | 一种数字时钟倍频器 |
KR20210140875A (ko) * | 2020-05-14 | 2021-11-23 | 삼성전자주식회사 | 멀티 위상 클록 생성기, 그것을 포함하는 메모리 장치, 및 그것의 멀티 위상클록 생성 방법 |
KR20220039167A (ko) * | 2020-09-22 | 2022-03-29 | 에스케이하이닉스 주식회사 | 최소 지연을 갖는 신호 생성 회로, 이를 이용하는 반도체 장치 및 신호 생성 방법 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3754070B2 (ja) * | 1994-02-15 | 2006-03-08 | ラムバス・インコーポレーテッド | 遅延ロック・ループ |
WO1999012259A2 (en) * | 1997-09-05 | 1999-03-11 | Rambus Incorporated | Duty cycle correction circuit using two differential amplifiers |
JP3745123B2 (ja) * | 1998-08-24 | 2006-02-15 | 三菱電機株式会社 | デューティ比補正回路及びクロック生成回路 |
KR100340863B1 (ko) * | 1999-06-29 | 2002-06-15 | 박종섭 | 딜레이 록 루프 회로 |
KR100366618B1 (ko) * | 2000-03-31 | 2003-01-09 | 삼성전자 주식회사 | 클럭 신호의 듀티 사이클을 보정하는 지연 동기 루프 회로및 지연 동기 방법 |
KR100360403B1 (ko) * | 2000-04-10 | 2002-11-13 | 삼성전자 주식회사 | 듀티 싸이클 보정회로 및 방법 |
JP3888603B2 (ja) * | 2000-07-24 | 2007-03-07 | 株式会社ルネサステクノロジ | クロック生成回路および制御方法並びに半導体記憶装置 |
KR100366626B1 (ko) * | 2000-08-14 | 2003-01-09 | 삼성전자 주식회사 | 부정합에 둔감한 듀티사이클 검출회로 |
US6320438B1 (en) * | 2000-08-17 | 2001-11-20 | Pericom Semiconductor Corp. | Duty-cycle correction driver with dual-filter feedback loop |
US6384652B1 (en) * | 2000-08-17 | 2002-05-07 | Vanguard International Semiconductor Corporation | Clock duty cycle correction circuit |
KR100384781B1 (ko) * | 2000-12-29 | 2003-05-22 | 주식회사 하이닉스반도체 | 듀티 사이클 보정 회로 |
US6518809B1 (en) * | 2001-08-01 | 2003-02-11 | Cypress Semiconductor Corp. | Clock circuit with self correcting duty cycle |
KR100477809B1 (ko) * | 2002-05-21 | 2005-03-21 | 주식회사 하이닉스반도체 | 듀티 사이클 교정이 가능한 디지털 디엘엘 장치 및 듀티사이클 교정 방법 |
-
2002
- 2002-10-30 KR KR10-2002-0066425A patent/KR100490655B1/ko not_active IP Right Cessation
-
2003
- 2003-07-16 TW TW092119402A patent/TWI282665B/zh not_active IP Right Cessation
- 2003-08-11 US US10/638,994 patent/US6859081B2/en not_active Expired - Fee Related
- 2003-10-28 CN CNB2003101026617A patent/CN100505545C/zh not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102006033A (zh) * | 2010-11-19 | 2011-04-06 | 长沙景嘉微电子有限公司 | 一种基于带权重延迟链的数字50%占空比调节电路 |
CN104283550A (zh) * | 2014-09-29 | 2015-01-14 | 山东华芯半导体有限公司 | 一种延迟锁相环和占空比矫正电路 |
CN104283550B (zh) * | 2014-09-29 | 2017-11-10 | 西安紫光国芯半导体有限公司 | 一种延迟锁相环和占空比矫正电路 |
CN108231112A (zh) * | 2016-12-21 | 2018-06-29 | 爱思开海力士有限公司 | 占空比校正电路及方法 |
CN108231112B (zh) * | 2016-12-21 | 2021-09-10 | 爱思开海力士有限公司 | 占空比校正电路及方法 |
CN107943205A (zh) * | 2017-12-15 | 2018-04-20 | 四川长虹电器股份有限公司 | Ddr可综合物理层中用延迟链计算时钟周期的电路及方法 |
CN107943205B (zh) * | 2017-12-15 | 2020-12-29 | 四川长虹电器股份有限公司 | Ddr可综合物理层中用延迟链计算时钟周期的电路及方法 |
CN109857190A (zh) * | 2019-02-27 | 2019-06-07 | 苏州浪潮智能科技有限公司 | 一种时钟信号处理方法、装置、设备及可读存储介质 |
CN113746475A (zh) * | 2020-05-28 | 2021-12-03 | 华邦电子股份有限公司 | 延迟锁相回路装置及其操作方法 |
CN113746475B (zh) * | 2020-05-28 | 2023-12-01 | 华邦电子股份有限公司 | 延迟锁相回路装置及其操作方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20040037786A (ko) | 2004-05-07 |
CN100505545C (zh) | 2009-06-24 |
KR100490655B1 (ko) | 2005-05-24 |
TWI282665B (en) | 2007-06-11 |
US20040095174A1 (en) | 2004-05-20 |
TW200406992A (en) | 2004-05-01 |
US6859081B2 (en) | 2005-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100505545C (zh) | 占空度校正电路和具有该电路的延迟锁相环 | |
US6922111B2 (en) | Adaptive frequency clock signal | |
US6285225B1 (en) | Delay locked loop circuits and methods of operation thereof | |
US7295053B2 (en) | Delay-locked loop circuits | |
EP1139569B1 (en) | Adjustment of the duty-cycle of a periodic digital signal with leading and triling edge DLLs | |
US5511100A (en) | Method and apparatus for performing frequency detection | |
US7548100B2 (en) | Delay locked loop | |
US7336559B2 (en) | Delay-locked loop, integrated circuit having the same, and method of driving the same | |
US7733140B2 (en) | Delay locked loop in semiconductor memory device | |
US6937075B2 (en) | Method and apparatus for reducing lock time in dual charge-pump phase-locked loops | |
US7327175B2 (en) | Delay locked loop circuit in semiconductor device and its control method | |
US6683478B2 (en) | Apparatus for ensuring correct start-up and phase locking of delay locked loop | |
CN1118939C (zh) | 相位检测装置和方法 | |
US7619454B2 (en) | Clock generator for semiconductor memory apparatus | |
CN102361456B (zh) | 一种时钟相位对齐调整电路 | |
JP2003045183A (ja) | レジスタ制御ディレイロックループ及びそれを備えた半導体メモリデバイス | |
US20060268655A1 (en) | Method and system for improved efficiency of synchronous mirror delays and delay locked loops | |
US5357204A (en) | One-shot clock generator circuit | |
JP2008219866A (ja) | 半導体メモリ装置及びその駆動方法 | |
US7109774B2 (en) | Delay locked loop (DLL) circuit and method for locking clock delay by using the same | |
US7212055B2 (en) | Open-loop digital duty cycle correction circuit without DLL | |
CN110492872B (zh) | 数字占空比校正电路系统 | |
US7764096B2 (en) | DLL circuit and method of controlling the same | |
US20040051569A1 (en) | Register controlled delay locked loop | |
CN110581709A (zh) | 一种基于多级同步的零延时锁相环频率综合器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: 658868 NEW BRUNSWICK, INC. Free format text: FORMER OWNER: HAIRYOKSA SEMICONDUCTOR CO., LTD. Effective date: 20120612 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120612 Address after: new brunswick Patentee after: Hynix Semiconductor Inc. Address before: Gyeonggi Do, South Korea Patentee before: Hairyoksa Semiconductor Co., Ltd. |
|
C56 | Change in the name or address of the patentee |
Owner name: CONVERSANT INTELLECTUAL PROPERTY N.B.868 INC. Free format text: FORMER NAME: 658868 NEW BRUNSWICK, INC. |
|
CP01 | Change in the name or title of a patent holder |
Address after: new brunswick Patentee after: Covenson wisdom N.B.868 company Address before: new brunswick Patentee before: Hynix Semiconductor Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090624 Termination date: 20151028 |
|
EXPY | Termination of patent right or utility model |