CN1452177A - 半导体存储器 - Google Patents
半导体存储器 Download PDFInfo
- Publication number
- CN1452177A CN1452177A CN03101539A CN03101539A CN1452177A CN 1452177 A CN1452177 A CN 1452177A CN 03101539 A CN03101539 A CN 03101539A CN 03101539 A CN03101539 A CN 03101539A CN 1452177 A CN1452177 A CN 1452177A
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- output
- semiconductor memory
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 87
- 230000001360 synchronised effect Effects 0.000 claims description 67
- 230000005540 biological transmission Effects 0.000 claims description 65
- 238000003860 storage Methods 0.000 claims description 21
- 230000004044 response Effects 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 13
- 230000006870 function Effects 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 5
- 238000001514 detection method Methods 0.000 claims description 4
- 238000005259 measurement Methods 0.000 claims description 3
- 239000000758 substrate Substances 0.000 claims description 3
- 238000005520 cutting process Methods 0.000 claims description 2
- 238000012423 maintenance Methods 0.000 claims description 2
- 230000003213 activating effect Effects 0.000 claims 1
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims 1
- 239000000725 suspension Substances 0.000 claims 1
- 230000000630 rising effect Effects 0.000 description 20
- 238000010586 diagram Methods 0.000 description 19
- 201000008103 leukocyte adhesion deficiency 3 Diseases 0.000 description 14
- 230000008859 change Effects 0.000 description 9
- 230000000694 effects Effects 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- 101100400452 Caenorhabditis elegans map-2 gene Proteins 0.000 description 3
- 101150064138 MAP1 gene Proteins 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 101100255938 Arabidopsis thaliana RVE4 gene Proteins 0.000 description 2
- 241001269238 Data Species 0.000 description 2
- 101001022957 Homo sapiens LIM domain-binding protein 1 Proteins 0.000 description 2
- 101001022948 Homo sapiens LIM domain-binding protein 2 Proteins 0.000 description 2
- 101000711846 Homo sapiens Transcription factor SOX-9 Proteins 0.000 description 2
- 101100232371 Hordeum vulgare IAT3 gene Proteins 0.000 description 2
- 102100035113 LIM domain-binding protein 2 Human genes 0.000 description 2
- 101100074248 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) LCL1 gene Proteins 0.000 description 2
- 102100034204 Transcription factor SOX-9 Human genes 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 238000007726 management method Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 101100450325 Arabidopsis thaliana HDG3 gene Proteins 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1063—Control signal output circuits, e.g. status or busy flags, feedback command signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
Claims (34)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002111877 | 2002-04-15 | ||
JP111877/2002 | 2002-04-15 | ||
JP2002156832A JP4078119B2 (ja) | 2002-04-15 | 2002-05-30 | 半導体メモリ |
JP156832/2002 | 2002-05-30 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100737517A Division CN100456387C (zh) | 2002-04-15 | 2003-01-10 | 半导体存储器 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1452177A true CN1452177A (zh) | 2003-10-29 |
CN1225697C CN1225697C (zh) | 2005-11-02 |
Family
ID=28677636
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB031015395A Expired - Fee Related CN1225697C (zh) | 2002-04-15 | 2003-01-10 | 半导体存储器 |
Country Status (7)
Country | Link |
---|---|
US (2) | US6847570B2 (zh) |
EP (2) | EP1355318B1 (zh) |
JP (1) | JP4078119B2 (zh) |
KR (2) | KR100888833B1 (zh) |
CN (1) | CN1225697C (zh) |
DE (2) | DE60222947T2 (zh) |
TW (1) | TW580704B (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100547575C (zh) * | 2006-09-12 | 2009-10-07 | 威盛电子股份有限公司 | 初始设定装置的方法及初始设定系统 |
CN1905057B (zh) * | 2005-07-28 | 2012-02-29 | 帕特兰尼拉财富有限公司 | 存储器 |
CN109427373A (zh) * | 2017-08-23 | 2019-03-05 | 三星电子株式会社 | 存储系统及用于其的存储器模块和半导体存储器件 |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003297080A (ja) * | 2002-03-29 | 2003-10-17 | Mitsubishi Electric Corp | 半導体記憶装置 |
KR100481818B1 (ko) * | 2002-07-24 | 2005-04-11 | (주)실리콘세븐 | 디램 셀을 사용하며, 버스트 억세스 구동이 가능한 동기식 에스램 호환 메모리 및 그 구동 방법 |
JP2005085289A (ja) * | 2003-09-04 | 2005-03-31 | Elpida Memory Inc | 半導体記憶装置 |
KR100773008B1 (ko) * | 2003-10-24 | 2007-11-05 | 인터내셔널 비지네스 머신즈 코포레이션 | 반도체 기억 장치 및 그 리프레시 방법 |
JP2005285271A (ja) * | 2004-03-30 | 2005-10-13 | Nec Electronics Corp | 半導体記憶装置 |
JP4717373B2 (ja) * | 2004-05-20 | 2011-07-06 | 富士通セミコンダクター株式会社 | 半導体メモリ |
JP4615896B2 (ja) * | 2004-05-25 | 2011-01-19 | 富士通セミコンダクター株式会社 | 半導体記憶装置および該半導体記憶装置の制御方法 |
KR100874179B1 (ko) * | 2004-07-16 | 2008-12-15 | 후지쯔 마이크로일렉트로닉스 가부시키가이샤 | 반도체 기억 장치 |
JP4275033B2 (ja) * | 2004-08-23 | 2009-06-10 | Necエレクトロニクス株式会社 | 半導体記憶装置とテスト回路及び方法 |
JP4562468B2 (ja) * | 2004-09-13 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
KR100564633B1 (ko) | 2004-09-25 | 2006-03-28 | 삼성전자주식회사 | 향상된 동작 성능을 가지는 반도체 메모리 장치 및 이에대한 액세스 제어 방법 |
KR100549871B1 (ko) * | 2004-10-22 | 2006-02-06 | 삼성전자주식회사 | 데이터 핀의 상태에 의해서 동작 모드가 결정되는 반도체메모리 장치 및 이를 이용한 동작 모드 결정 방법 |
JP4329697B2 (ja) | 2005-01-12 | 2009-09-09 | ヤマハ株式会社 | 音楽再生装置および同装置に適用されるコンピュータ読み取り可能な音楽再生プログラム |
KR100600331B1 (ko) * | 2005-05-30 | 2006-07-18 | 주식회사 하이닉스반도체 | 연속적인 버스트 모드로 동작 가능한 슈도 sram |
JP4753637B2 (ja) * | 2005-06-23 | 2011-08-24 | パトレネラ キャピタル リミテッド, エルエルシー | メモリ |
KR100670665B1 (ko) * | 2005-06-30 | 2007-01-17 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 레이턴시 제어 회로 |
KR100695512B1 (ko) | 2005-06-30 | 2007-03-15 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 |
JP4518563B2 (ja) * | 2005-09-02 | 2010-08-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体記憶装置 |
JP4234126B2 (ja) | 2005-09-28 | 2009-03-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | メモリ、メモリ・アクセス制御方法 |
JP2007115087A (ja) * | 2005-10-21 | 2007-05-10 | Oki Electric Ind Co Ltd | 半導体装置 |
KR100646271B1 (ko) * | 2005-12-08 | 2006-11-23 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 |
KR100689863B1 (ko) | 2005-12-22 | 2007-03-08 | 삼성전자주식회사 | 반도체 메모리 장치 및 그에 따른 방법 |
JP2007250087A (ja) * | 2006-03-16 | 2007-09-27 | Fujitsu Ltd | ダイナミックメモリコントローラ |
JP2007273028A (ja) * | 2006-03-31 | 2007-10-18 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
JP5011818B2 (ja) | 2006-05-19 | 2012-08-29 | 富士通セミコンダクター株式会社 | 半導体記憶装置及びその試験方法 |
KR100837811B1 (ko) * | 2006-11-15 | 2008-06-13 | 주식회사 하이닉스반도체 | 데이터 변환 회로 및 이를 이용한 반도체 메모리 장치 |
JP5228472B2 (ja) * | 2007-12-19 | 2013-07-03 | 富士通セミコンダクター株式会社 | 半導体メモリおよびシステム |
KR100929836B1 (ko) * | 2008-06-04 | 2009-12-07 | 주식회사 하이닉스반도체 | 반도체 소자 |
JP5256879B2 (ja) * | 2008-06-23 | 2013-08-07 | 富士通セミコンダクター株式会社 | 半導体記憶装置 |
US7894290B2 (en) * | 2008-10-22 | 2011-02-22 | Qimonda Ag | Method and apparatus for performing internal hidden refreshes while latching read/write commands, address and data information for later operation |
US7859932B2 (en) * | 2008-12-18 | 2010-12-28 | Sandisk Corporation | Data refresh for non-volatile storage |
TWI401694B (zh) * | 2009-01-14 | 2013-07-11 | Nanya Technology Corp | 動態隨機存取記憶體行命令位址的控制電路及方法 |
KR200458368Y1 (ko) * | 2009-03-25 | 2012-02-15 | 최구락 | 창틀고정용 환기장치 |
KR20110001396A (ko) * | 2009-06-30 | 2011-01-06 | 삼성전자주식회사 | 전력 소모를 줄일 수 있는 반도체 메모리 장치 |
KR101060899B1 (ko) * | 2009-12-23 | 2011-08-30 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 이의 동작 방법 |
KR101096222B1 (ko) * | 2009-12-30 | 2011-12-22 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 동작 방법 |
JP5430484B2 (ja) * | 2010-04-15 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置、及びその制御方法 |
US8854873B1 (en) * | 2011-05-05 | 2014-10-07 | Adesto Technologies Corporation | Memory devices, architectures and methods for memory elements having dynamic change in property |
JP2013229068A (ja) * | 2012-04-24 | 2013-11-07 | Ps4 Luxco S A R L | 半導体装置及びこれを備える情報処理システム |
JP5429335B2 (ja) * | 2012-08-15 | 2014-02-26 | 富士通セミコンダクター株式会社 | 半導体メモリおよびシステム |
US9311977B2 (en) * | 2014-08-27 | 2016-04-12 | Stmicroelectronics Asia Pacific Pte Ltd | Event controlled decoding circuit |
JP6429260B1 (ja) * | 2017-11-09 | 2018-11-28 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | 疑似スタティックランダムアクセスメモリおよびそのリフレッシュ方法 |
US10372330B1 (en) * | 2018-06-28 | 2019-08-06 | Micron Technology, Inc. | Apparatuses and methods for configurable memory array bank architectures |
US10796750B2 (en) | 2018-07-10 | 2020-10-06 | Globalfoundries Inc. | Sequential read mode static random access memory (SRAM) |
KR20210158571A (ko) * | 2020-06-24 | 2021-12-31 | 에스케이하이닉스 주식회사 | 레이턴시 설정 회로를 포함하는 반도체 메모리 장치 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357686A (en) * | 1980-09-24 | 1982-11-02 | Sperry Corporation | Hidden memory refresh |
US5557578A (en) * | 1995-05-01 | 1996-09-17 | Apple Computer, Inc. | Dynamic memory refresh controller and method |
JP3352577B2 (ja) * | 1995-12-21 | 2002-12-03 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 記憶装置 |
US5808959A (en) * | 1996-08-07 | 1998-09-15 | Alliance Semiconductor Corporation | Staggered pipeline access scheme for synchronous random access memory |
JP4000206B2 (ja) * | 1996-08-29 | 2007-10-31 | 富士通株式会社 | 半導体記憶装置 |
WO1998013828A1 (fr) * | 1996-09-26 | 1998-04-02 | Mitsubishi Denki Kabushiki Kaisha | Memoire a semi-conducteur du type synchrone |
JP3504104B2 (ja) * | 1997-04-03 | 2004-03-08 | 富士通株式会社 | シンクロナスdram |
KR100253564B1 (ko) * | 1997-04-25 | 2000-05-01 | 김영환 | 고속 동작용 싱크로노스 디램 |
US5903496A (en) | 1997-06-25 | 1999-05-11 | Intel Corporation | Synchronous page-mode non-volatile memory with burst order circuitry |
US6028804A (en) * | 1998-03-09 | 2000-02-22 | Monolithic System Technology, Inc. | Method and apparatus for 1-T SRAM compatible memory |
US6075740A (en) | 1998-10-27 | 2000-06-13 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for refresh for 1-t SRAM compatible devices |
US6298413B1 (en) * | 1998-11-19 | 2001-10-02 | Micron Technology, Inc. | Apparatus for controlling refresh of a multibank memory device |
US6651196B1 (en) * | 1999-02-16 | 2003-11-18 | Fujitsu Limited | Semiconductor device having test mode entry circuit |
JP4555416B2 (ja) * | 1999-09-22 | 2010-09-29 | 富士通セミコンダクター株式会社 | 半導体集積回路およびその制御方法 |
JP4641094B2 (ja) * | 2000-11-17 | 2011-03-02 | 富士通セミコンダクター株式会社 | 半導体メモリ |
US6545942B2 (en) * | 2001-02-21 | 2003-04-08 | Fujitsu Limited | Semiconductor memory device and information processing unit |
JP2002304885A (ja) * | 2001-04-05 | 2002-10-18 | Fujitsu Ltd | 半導体集積回路 |
GB2380035B (en) * | 2001-09-19 | 2003-08-20 | 3Com Corp | DRAM refresh command operation |
-
2002
- 2002-05-30 JP JP2002156832A patent/JP4078119B2/ja not_active Expired - Fee Related
- 2002-11-18 DE DE60222947T patent/DE60222947T2/de not_active Expired - Lifetime
- 2002-11-18 EP EP02025813A patent/EP1355318B1/en not_active Expired - Fee Related
- 2002-11-18 EP EP05018142A patent/EP1612803B1/en not_active Expired - Fee Related
- 2002-11-18 DE DE60213560T patent/DE60213560T2/de not_active Expired - Lifetime
- 2002-11-21 US US10/300,800 patent/US6847570B2/en not_active Expired - Lifetime
- 2002-11-29 TW TW091134876A patent/TW580704B/zh not_active IP Right Cessation
- 2002-12-13 KR KR1020020079592A patent/KR100888833B1/ko active IP Right Grant
-
2003
- 2003-01-10 CN CNB031015395A patent/CN1225697C/zh not_active Expired - Fee Related
-
2004
- 2004-11-23 US US10/994,630 patent/US7050353B2/en not_active Expired - Lifetime
-
2008
- 2008-07-18 KR KR1020080069949A patent/KR100895661B1/ko active IP Right Grant
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1905057B (zh) * | 2005-07-28 | 2012-02-29 | 帕特兰尼拉财富有限公司 | 存储器 |
CN100547575C (zh) * | 2006-09-12 | 2009-10-07 | 威盛电子股份有限公司 | 初始设定装置的方法及初始设定系统 |
CN109427373A (zh) * | 2017-08-23 | 2019-03-05 | 三星电子株式会社 | 存储系统及用于其的存储器模块和半导体存储器件 |
CN109427373B (zh) * | 2017-08-23 | 2023-09-29 | 三星电子株式会社 | 存储系统及用于其的存储器模块和半导体存储器件 |
Also Published As
Publication number | Publication date |
---|---|
JP2004005780A (ja) | 2004-01-08 |
EP1612803B1 (en) | 2007-10-10 |
DE60213560T2 (de) | 2007-10-25 |
US7050353B2 (en) | 2006-05-23 |
DE60222947D1 (de) | 2007-11-22 |
DE60213560D1 (de) | 2006-09-14 |
TW580704B (en) | 2004-03-21 |
KR20080075467A (ko) | 2008-08-18 |
DE60222947T2 (de) | 2008-02-14 |
EP1355318A3 (en) | 2004-09-29 |
EP1355318B1 (en) | 2006-08-02 |
CN1225697C (zh) | 2005-11-02 |
US20050073903A1 (en) | 2005-04-07 |
US6847570B2 (en) | 2005-01-25 |
US20030198098A1 (en) | 2003-10-23 |
EP1355318A2 (en) | 2003-10-22 |
TW200305161A (en) | 2003-10-16 |
EP1612803A1 (en) | 2006-01-04 |
JP4078119B2 (ja) | 2008-04-23 |
KR20030082353A (ko) | 2003-10-22 |
KR100895661B1 (ko) | 2009-05-07 |
KR100888833B1 (ko) | 2009-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1225697C (zh) | 半导体存储器 | |
CN1107958C (zh) | 有能将测试方式可靠复位的电路的同步型半导体存储装置 | |
CN1189890C (zh) | 具有多个低功耗模式的半导体存储器件 | |
CN1153221C (zh) | 可以减少备用时耗电的同步式半导体存储器 | |
CN1130729C (zh) | 多存储体同步型半导体存储装置 | |
CN1279614C (zh) | 半导体器件 | |
CN1158667C (zh) | 半导体存储装置 | |
CN1612267A (zh) | 半导体存储器 | |
CN1482619A (zh) | 使用动态随机存取存储器和闪存的系统和方法 | |
CN1707693A (zh) | 能够调节数据输出驱动器的阻抗的半导体存储器件 | |
CN1384506A (zh) | 半导体存储装置中执行部分阵列自更新操作的系统和方法 | |
CN1187825C (zh) | 具有较短数据传送时延的半导体存储器件 | |
CN1416574A (zh) | 半导体存储器件 | |
CN1501406A (zh) | 含保证读出边限的读出放大器的非易失存储装置 | |
CN1288666C (zh) | 半导体存储器件 | |
CN100338774C (zh) | 半导体存储器 | |
CN1701387A (zh) | 半导体存储器设备 | |
CN1941196A (zh) | 半导体存储装置 | |
CN1270393A (zh) | 动态型半导体储存装置和半导体集成电路装置 | |
CN1471170A (zh) | 半导体存储器 | |
CN1703759A (zh) | 半导体存储装置及其测试方法和测试电路 | |
CN1132188C (zh) | 具有多个存储体的半导体存储器 | |
CN1941192A (zh) | 具有串行输入/输出接口的多端口存储装置 | |
CN1197087C (zh) | 同步型半导体存储器 | |
CN1264219C (zh) | 同步型半导体存储装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081219 Address after: Tokyo, Japan Patentee after: Fujitsu Microelectronics Ltd. Address before: Kanagawa, Japan Patentee before: Fujitsu Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081219 |
|
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTOR CO., LTD. Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Kanagawa Patentee before: Fujitsu Microelectronics Ltd. |
|
CP02 | Change in the address of a patent holder |
Address after: Kanagawa Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Tokyo, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150515 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150515 Address after: Kanagawa Patentee after: SOCIONEXT Inc. Address before: Kanagawa Patentee before: FUJITSU MICROELECTRONICS Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20051102 Termination date: 20220110 |
|
CF01 | Termination of patent right due to non-payment of annual fee |