WO2012090490A1 - 酸化物半導体薄膜層を有する積層構造及び薄膜トランジスタ - Google Patents
酸化物半導体薄膜層を有する積層構造及び薄膜トランジスタ Download PDFInfo
- Publication number
- WO2012090490A1 WO2012090490A1 PCT/JP2011/007307 JP2011007307W WO2012090490A1 WO 2012090490 A1 WO2012090490 A1 WO 2012090490A1 JP 2011007307 W JP2011007307 W JP 2011007307W WO 2012090490 A1 WO2012090490 A1 WO 2012090490A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- thin film
- oxide
- film
- laminated structure
- indium oxide
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims description 262
- 239000004065 semiconductor Substances 0.000 title description 60
- 239000013078 crystal Substances 0.000 claims abstract description 153
- 239000010408 film Substances 0.000 claims description 154
- 239000000758 substrate Substances 0.000 claims description 99
- 229910003437 indium oxide Inorganic materials 0.000 claims description 71
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical group [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 claims description 71
- 238000004544 sputter deposition Methods 0.000 claims description 68
- 239000007789 gas Substances 0.000 claims description 48
- 238000004519 manufacturing process Methods 0.000 claims description 46
- 229910052760 oxygen Inorganic materials 0.000 claims description 42
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 38
- 239000001301 oxygen Substances 0.000 claims description 38
- 238000000034 method Methods 0.000 claims description 31
- 230000015572 biosynthetic process Effects 0.000 claims description 27
- 230000036961 partial effect Effects 0.000 claims description 23
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 19
- 229910001868 water Inorganic materials 0.000 claims description 19
- 230000001681 protective effect Effects 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 14
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 10
- 239000001272 nitrous oxide Substances 0.000 claims description 6
- 229910004205 SiNX Inorganic materials 0.000 claims description 3
- 229910052756 noble gas Inorganic materials 0.000 claims 1
- 239000002245 particle Substances 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 127
- 238000005259 measurement Methods 0.000 description 44
- 238000010438 heat treatment Methods 0.000 description 38
- 230000000052 comparative effect Effects 0.000 description 37
- 238000011156 evaluation Methods 0.000 description 37
- 239000000523 sample Substances 0.000 description 35
- 239000011521 glass Substances 0.000 description 33
- 238000002425 crystallisation Methods 0.000 description 32
- 230000008025 crystallization Effects 0.000 description 32
- 238000000137 annealing Methods 0.000 description 25
- 229910052710 silicon Inorganic materials 0.000 description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 23
- 239000010703 silicon Substances 0.000 description 23
- 238000002441 X-ray diffraction Methods 0.000 description 22
- 238000000151 deposition Methods 0.000 description 22
- 230000008021 deposition Effects 0.000 description 22
- 239000011701 zinc Substances 0.000 description 22
- 235000013339 cereals Nutrition 0.000 description 21
- 229910052751 metal Inorganic materials 0.000 description 19
- 239000002184 metal Substances 0.000 description 19
- 238000009832 plasma treatment Methods 0.000 description 17
- 229910052738 indium Inorganic materials 0.000 description 15
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 15
- 239000013081 microcrystal Substances 0.000 description 15
- 230000005355 Hall effect Effects 0.000 description 14
- 230000005669 field effect Effects 0.000 description 14
- 230000005540 biological transmission Effects 0.000 description 11
- 238000000427 thin-film deposition Methods 0.000 description 11
- 230000001133 acceleration Effects 0.000 description 10
- MUBZPKHOEPUJKR-UHFFFAOYSA-N Oxalic acid Chemical compound OC(=O)C(O)=O MUBZPKHOEPUJKR-UHFFFAOYSA-N 0.000 description 9
- 239000000203 mixture Substances 0.000 description 9
- 238000005477 sputtering target Methods 0.000 description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 8
- 238000004458 analytical method Methods 0.000 description 8
- 230000007423 decrease Effects 0.000 description 8
- 230000006870 function Effects 0.000 description 8
- MGWGWNFMUOTEHG-UHFFFAOYSA-N 4-(3,5-dimethylphenyl)-1,3-thiazol-2-amine Chemical compound CC1=CC(C)=CC(C=2N=C(N)SC=2)=C1 MGWGWNFMUOTEHG-UHFFFAOYSA-N 0.000 description 7
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 238000010894 electron beam technology Methods 0.000 description 7
- JCXJVPUVTGWSNB-UHFFFAOYSA-N nitrogen dioxide Inorganic materials O=[N]=O JCXJVPUVTGWSNB-UHFFFAOYSA-N 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- 229910004298 SiO 2 Inorganic materials 0.000 description 6
- 238000009826 distribution Methods 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 238000001755 magnetron sputter deposition Methods 0.000 description 6
- 230000002829 reductive effect Effects 0.000 description 6
- 229910052733 gallium Inorganic materials 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 4
- 238000003917 TEM image Methods 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000011161 development Methods 0.000 description 4
- 229910052739 hydrogen Inorganic materials 0.000 description 4
- 238000010884 ion-beam technique Methods 0.000 description 4
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 4
- 238000005036 potential barrier Methods 0.000 description 4
- 238000004445 quantitative analysis Methods 0.000 description 4
- 229910052718 tin Inorganic materials 0.000 description 4
- 239000011787 zinc oxide Substances 0.000 description 4
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- -1 Ta 2 O 5 Inorganic materials 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 3
- 239000008186 active pharmaceutical agent Substances 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000002149 energy-dispersive X-ray emission spectroscopy Methods 0.000 description 3
- 229910002804 graphite Inorganic materials 0.000 description 3
- 239000010439 graphite Substances 0.000 description 3
- 239000001257 hydrogen Substances 0.000 description 3
- 238000013507 mapping Methods 0.000 description 3
- MWUXSHHQAYIFBG-UHFFFAOYSA-N nitrogen oxide Inorganic materials O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 3
- 235000006408 oxalic acid Nutrition 0.000 description 3
- 238000001028 reflection method Methods 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000003595 spectral effect Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 230000000007 visual effect Effects 0.000 description 3
- 229910052725 zinc Inorganic materials 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 241001175904 Labeo bata Species 0.000 description 2
- 229910018068 Li 2 O Inorganic materials 0.000 description 2
- 229910002367 SrTiO Inorganic materials 0.000 description 2
- 229910010413 TiO 2 Inorganic materials 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000001887 electron backscatter diffraction Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000004451 qualitative analysis Methods 0.000 description 2
- 238000001552 radio frequency sputter deposition Methods 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 229910052708 sodium Inorganic materials 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- OFIYHXOOOISSDN-UHFFFAOYSA-N tellanylidenegallium Chemical compound [Te]=[Ga] OFIYHXOOOISSDN-UHFFFAOYSA-N 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 235000020985 whole grains Nutrition 0.000 description 2
- 229910052684 Cerium Inorganic materials 0.000 description 1
- 229910006404 SnO 2 Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000000368 destabilizing effect Effects 0.000 description 1
- 238000005401 electroluminescence Methods 0.000 description 1
- 238000002524 electron diffraction data Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000005283 ground state Effects 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000006199 nebulizer Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000002203 pretreatment Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000004611 spectroscopical analysis Methods 0.000 description 1
- 239000012086 standard solution Substances 0.000 description 1
- 238000005211 surface analysis Methods 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/08—Oxides
- C23C14/086—Oxides of zinc, germanium, cadmium, indium, tin, thallium or bismuth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02551—Group 12/16 materials
- H01L21/02554—Oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
Definitions
- the present invention relates to a stacked structure having an oxide semiconductor thin film layer and a thin film transistor using the stacked structure for a channel layer.
- Field effect transistors are widely used as unit electronic elements, high frequency signal amplifying elements, liquid crystal driving elements and the like of semiconductor memory integrated circuits, and are the most widely used electronic devices at present. Among them, with the remarkable development of display devices in recent years, not only in liquid crystal display devices (LCD) but also in various display devices such as electroluminescence display devices (EL) and field emission displays (FED), they are used as display elements. Thin film transistors (TFTs) are frequently used as switching elements that drive a display device by applying a driving voltage.
- TFTs Thin film transistors
- Patent Document 1 a transparent semiconductor thin film made of a metal oxide, particularly a transparent semiconductor thin film made of a zinc oxide crystal has attracted attention as being more stable than a silicon-based semiconductor thin film.
- Patent Document 2 a method of forming a thin film transistor by crystallizing zinc oxide at a high temperature.
- Patent Document 3 an example in which high mobility is achieved by performing crystallization after patterning an amorphous oxide film in the step of obtaining a thin film transistor.
- Patent Document 4 reports that in a TFT using In 2 O 3 , the indium oxide before the step of applying the heat treatment is amorphous, and it is desirable that the indium oxide is a crystal after the step of applying the heat treatment.
- the thin film transistor using In 2 O 3 crystal reported in Patent Document 4 as a channel layer is normally on, and there is a possibility that the carrier concentration and mobility decrease due to the crystallization process.
- JP 2003-86808 A JP 2004-273614 A International Publication No. 2008/096768 Pamphlet JP 2008-130814 A
- the inventors of the present invention have prepared a homogeneous amorphous oxide thin film, and then the amorphous thin film is subjected to heat treatment (annealing). It has been found that a homogeneous crystalline semiconductor thin film is obtained. When such a crystalline oxide semiconductor thin film was used for a channel layer of a thin film transistor, it was found that TFT characteristics such as high field effect mobility and S value were greatly improved, and the present invention was completed.
- the following laminated structure, a manufacturing method thereof, a thin film transistor, and a display device are provided.
- a laminated structure composed of an oxide layer and an insulating layer, The carrier concentration of the oxide layer is 10 18 / cm 3 or less, the average crystal grain size is 1 ⁇ m or more,
- the material constituting the oxide layer is selected from the group consisting of indium oxide, indium oxide doped with Ga, indium oxide doped with Al, indium oxide doped with Zn, and indium oxide doped with Sn.
- the laminated structure according to 1. 3. 3. 3.
- the laminated structure according to 2 wherein the atomic ratio Ga / (Ga + In) of the Ga-doped indium oxide is 0.01 to 0.09. 4). 3. The laminated structure according to 2, wherein the atomic ratio Al / (Al + In) of indium oxide doped with Al is 0.01 to 0.05. 5.
- the oxide layer is made of a material selected from the group consisting of indium oxide, indium oxide doped with Ga, indium oxide doped with Al, indium oxide doped with Zn, and indium oxide doped with Sn.
- plasma is generated on the target while switching the target to which a potential is applied between two or more targets that are branched and connected to at least one of the outputs from the AC power source.
- 14 14.
- a laminated structure produced by any one of production methods 15.5 to 14. 16.
- the oxide layer in the laminated structure according to any one of 1 to 4 and 15 is a channel layer, the insulating layer is a gate insulating film, A thin film transistor comprising a protective film containing at least SiNx on the oxide layer. 17.
- a display device comprising the thin film transistor according to 17.16.
- an oxide thin film with controlled crystal orientation and grain size as a channel layer, a field effect mobility can be improved and a TFT having a good S value can be formed with good reproducibility. Can do.
- FIG. 3 is an X-ray chart of each thin film immediately after deposition of a thin film formed on a glass substrate in Examples 1 to 3.
- 4 is an X-ray chart of each thin film after heat treatment (annealing) of the thin film formed on the glass substrate in Examples 1 to 3.
- FIG. It is a SIM (scanning ion microscope) image of the thin film after 300 degreeC x 1h heat crystallization of the thin film of Example 1 formed on the glass substrate (observation magnification of 10,000 times, partially enlarged view of a 35 ⁇ m square SIM image) .
- SIM scanning ion microscope
- TEM transmission electron microscope
- FIG. 10 is a schematic view showing a main part of a sputtering source of an AC (alternating current) sputtering apparatus used in Examples 14 to 18 and Comparative Example 8. It is an image quality image of EBSP (Electron BackScattering Pattern) of the thin film of Example 19. It is a heading difference data by EBSP of the thin film of Example 19. It is an azimuth
- FIG. 14 is a map in which measurement points are indicated by dots on an inverse pole figure of Example 19.
- FIG. 10 is an EBSP image quality image of the thin film of Comparative Example 9. It is an azimuth
- Example 28 It is an azimuth
- 10 is a map in which measurement points are indicated by dots on an inverse pole figure of Comparative Example 9; It is a figure which shows the shape of the thin-film transistor produced in Examples 28-33.
- 42 is a graph illustrating transfer characteristics of the thin film transistor manufactured in Example 28.
- it is an X-ray chart immediately after thin film deposition and after heat processing (annealing).
- Example 28 it is a TEM image of the thin film cross section immediately after thin film deposition and after heat processing.
- it it is a figure which shows the surface potential profile of the thin film heat-crystallized.
- the laminated structure of the present invention is a laminated structure comprising an oxide layer and an insulating layer, wherein the oxide layer has a carrier concentration of 10 18 / cm 3 or less, an average crystal grain size of 1 ⁇ m or more, and the oxide layer These crystals are arranged in a columnar shape on the surface of the insulating layer.
- the oxide layer in the laminated structure of the present invention is an amorphous oxide thin film (hereinafter referred to as “amorphous thin film”) formed on an insulating layer while controlling the amorphous structure immediately after deposition of the thin film according to the conditions at the time of film formation.
- amorphous thin film a crystalline oxide semiconductor thin film (hereinafter, sometimes referred to as “crystalline semiconductor thin film” or “crystalline oxide thin film”).
- crystalline semiconductor thin film” or crystalline oxide thin film crystalline oxide thin film
- the crystalline oxide semiconductor thin film in the stacked structure of the present invention has a so-called grain-subgrain structure, and crystal grains having an average crystal grain size of 1 ⁇ m or more are arranged in a columnar shape on the surface of the grain and insulating layer.
- the crystals are subgrains.
- the material constituting the oxide layer is preferably selected from indium oxide, indium oxide doped with Ga, indium oxide doped with Al, indium oxide doped with Zn, and indium oxide doped with Sn. Note that the oxide layer may contain other inevitable impurities as long as it is mainly composed of the above elements.
- the atomic ratio Ga / (Ga + In) between gallium metal and indium metal exceeds 0.09, the crystallization temperature of the Ga-doped indium oxide thin film will rise, and if water is further introduced during sputtering, crystallization after annealing will be insufficient. There is a risk.
- the atomic ratio Ga / (Ga + In) is smaller than 0.01, a decrease in lattice constant due to Ga doping is suppressed, and the Ga doping effect may not be sufficiently exhibited.
- the atomic ratio of gallium metal to indium metal in the Ga-doped indium oxide thin film is preferably an atomic ratio Ga / (Ga + In) of 0.01 to 0.09, more preferably Ga. / (Ga + In) is 0.02 to 0.085, and more preferably Ga / (Ga + In) is 0.05 to 0.08.
- the atomic ratio Al / (Al + In) between the aluminum metal and the indium metal exceeds 0.05, Al may not be solid-solved at the In site and Al may be precipitated at the grain boundaries.
- the atomic ratio Al / (Al + In) is smaller than 0.01, the reduction of the lattice constant due to Al doping is suppressed, and the effect of Al doping may not be sufficiently exhibited.
- the atomic ratio Al / (Al + In) of the aluminum metal and the indium metal in the oxide layer of the present invention is preferably 0.01 to 0.05, more preferably 0.01 to 0.04. More preferably, it is 0.01 to 0.03.
- the atomic ratio Zn / (Zn + In) of indium oxide doped with Zn is preferably 0.01 to 0.09, and more preferably 0.01 to 0.07. If the atomic ratio Zn / (Zn + In) of indium metal to zinc metal in the Zn-doped indium oxide thin film exceeds 0.09, Zn may not be dissolved in the In site and Zn may be precipitated at the grain boundaries or the like. is there.
- the atomic ratio Sn / (Sn + In) of indium oxide doped with Sn is preferably 0.001 to 0.05, and more preferably 0.002 to 0.02.
- the material generally used can be selected arbitrarily. Specifically, for example, SiO 2, SiN x, Al 2 O 3, Ta 2 O 5, TiO 2, MgO, ZrO 2, CeO 2, K 2 O, Li 2 O, Na 2 O, Rb 2 O, A compound such as Sc 2 O 3 , Y 2 O 3 , HfO 2 , CaHfO 3 , PbTi 3 , BaTa 2 O 6 , SrTiO 3 , Sm 2 O 3 , or AlN can be used.
- SiO 2 , SiN x , Al 2 O 3 , Y 2 O 3 , HfO 2 , CaHfO 3 are preferable, and SiO 2 , SiN x , Y 2 O 3 , HfO 2 , CaHfO 3 are more preferable. It is.
- the number of oxygen in the oxide does not necessarily match the stoichiometric ratio, and may be, for example, SiO 2 or SiO x .
- the insulating layer may have a structure in which two or more insulating films made of different materials are stacked.
- the insulating film constituting the insulating layer may be crystalline, polycrystalline, or amorphous, but is preferably polycrystalline or amorphous that is easy to manufacture industrially.
- the carrier concentration of the oxide layer needs to be 10 18 / cm 3 or less, preferably 10 13 to 10 18 / cm 3 , more preferably 10 14 to 10 18 / cm 3 , particularly Preferably, it is 10 15 to 10 18 / cm 3 .
- the carrier concentration of the oxide layer is higher than 10 18 cm ⁇ 3 , leakage current is generated when an element such as a thin film transistor is formed.
- the transistor is normally on or the on-off ratio is small, there is a possibility that good transistor performance cannot be exhibited.
- the carrier concentration is less than 10 13 cm ⁇ 3, the number of carriers is small, and there is a possibility that the TFT is not driven.
- the carrier concentration of the oxide layer can be measured by a Hall effect measurement method. Details are as described in the examples.
- the average crystal grain size of the oxide crystal particles of the oxide layer (the oxide semiconductor thin film constituting the oxide layer) needs to be 1 ⁇ m or more, preferably 1 to 27 ⁇ m, and preferably 1.3 to 27 ⁇ m. It is more preferable that the thickness is 2.1 to 27 ⁇ m. If the average crystal grain size of the oxide layer is less than 1 ⁇ m, fine crystals may be generated in the film during the deposition of the thin film. In addition, when the average crystal grain size exceeds 27 ⁇ m, the TFT characteristics may vary due to the effect that carriers are scattered to the crystal grain boundary.
- the average crystal grain size of the oxide layer is measured by an electron backscattering pattern (EBSP) described later.
- EBSP azimuth angle mapping is performed, and the average crystal grain size is analyzed with the region surrounded by components having an orientation difference of 15 ° or more as crystal grains.
- a specific measuring method is as described in this example.
- the average crystal grain size of the oxide layer is the maximum of each crystal grain observed in a 35 ⁇ m square frame by a scanning ion microscope (SIM) or a scanning electron microscope (SEM). The diameter may be examined and obtained as an average value of these particle diameters, and the same result as the average crystal grain diameter obtained by the EBSP can be obtained.
- SIM is a technique for visualizing secondary electrons emitted when a sample is scanned with a focused ion beam as a signal.
- the composition contrast and crystal orientation contrast appear stronger than in the SEM image.
- surface information appears strongly.
- crystals of the oxide layer are arranged in a columnar shape on the surface of the insulating layer.
- the crystal of the oxide semiconductor thin film is arranged in a columnar shape when the crystal observed from the substrate to the sample surface with a transmission electron microscope (TEM) is approximately elliptical and the aspect ratio is 1.2 or more.
- the side is 40 ° or more and 160 ° or less with respect to the substrate, and the structure includes 12% or more with respect to an image (a portion of an oxide semiconductor in a 1 ⁇ m square visual field) observed by a cross-sectional TEM.
- the long side of the aspect ratio is more preferably 60 ° or more and 140 ° or less, and particularly preferably 70 ° or more and 120 ° or less with respect to the substrate.
- TEM a thinly processed sample is irradiated with an electron beam, and an electron beam that has been transmitted or diffracted is imaged, whereby the fine structure of the sample can be observed.
- the arrangement of atoms (lattice stripes) in the crystal can be seen (lattice image). It is also possible to observe polycrystals and crystal defects.
- substance identification and crystal state analysis can be performed from the electron diffraction pattern.
- a substance emits X-rays (characteristic X-rays) peculiar to elements when irradiated with electrons. By analyzing the energy of this X-ray, an element can be identified (energy dispersive X-ray spectroscopic analysis: EDX analysis).
- the ratio (composition) of the element amounts can be determined by irradiating an electron beam at one point for several tens of seconds and analyzing the intensity of the emitted X-ray (quantitative analysis).
- the crystal grain boundaries having an orientation difference of 2 ° or more and less than 15 ° are included in the crystal grain boundaries of the oxide thin film. More preferably, the crystal grain boundaries having an orientation difference of 2 ° or more and less than 15 ° are 70% or more and 90% or less, and particularly preferably the crystal grain boundaries having an orientation difference of 2 ° or more and less than 15 ° are contained by 75% or more and 90% or less. preferable.
- the crystal grain boundary is observed within a 35 ⁇ m square, for example. If the crystal grain boundary having an orientation difference of 2 ° or more and less than 15 ° is less than 60%, there are many oxygen defects and the carrier concentration in the thin film may be higher than 10 18 cm ⁇ 3 . If the crystal grain boundary with an orientation difference of 2 ° or more and less than 15 ° exceeds 90%, the TFT characteristics (mobility, threshold voltage, S value, etc.) may vary.
- the crystal grain boundary of the oxide thin film can be examined by EBSP.
- the pseudo Kikuchi pattern is a band-like pattern in which reflected electrons are diffracted by the atomic plane in the sample when the sample is irradiated with electrons. The symmetry of the band corresponds to the crystal system, and the band spacing corresponds to the atomic plane spacing.
- Information obtained by EBSP measurement is mainly of the following four types.
- Information on intensity distribution Image Quality (IQ) map, Confidence Index (CI) map, etc.
- Information on azimuth data Inverse pole figure (IPF) map (azimuth map), pole figure, inverse pole figure, etc. 3)
- Information on misorientation data crystal grain boundaries, residual strain maps, etc. (4)
- Phase information phase maps etc. due to differences in crystal systems
- the potential barrier at the crystal grain boundary of the oxide thin film can be measured using a Kelvin Probe Atomic Force Microscope (KFM).
- KFM Kelvin Probe Atomic Force Microscope
- a surface potential is measured by applying an alternating voltage between a probe and a sample while vibrating a conductive probe and detecting vibration of a cantilever due to electrostatic force.
- the height of the potential barrier at each grain boundary can be determined.
- the potential difference between the maximum value and the minimum value of the surface potential is preferably 60 mV or less, more preferably 50 mV or less, and particularly preferably 30 mV or less. If the potential difference exceeds 60 mV, the variation in TFT characteristics in the substrate surface may increase.
- the oxide layer (oxide semiconductor thin film) can be formed by a sputtering method using a sputtering target made of an oxide constituting the oxide layer. Details of the manufacturing method of the oxide layer will be described in the manufacturing method of the laminated structure of the present invention described later.
- the atomic ratio of each element contained in the oxide thin film (oxide layer) in the present invention can be determined by quantitative analysis of the contained elements using an inductively coupled plasma emission spectrometer (ICP-AES). Specifically, in the analysis using ICP-AES, when a solution sample is atomized with a nebulizer and introduced into an argon plasma (about 6000 to 8000 ° C.), the elements in the sample are excited by absorbing thermal energy, Orbital electrons move from the ground state to high energy level orbitals. These orbital electrons move to a lower energy level orbit in about 10 ⁇ 7 to 10 ⁇ 8 seconds. At this time, the energy difference is emitted as light to emit light. Since this light shows a wavelength (spectral line) unique to the element, the presence of the element can be confirmed by the presence or absence of the spectral line (qualitative analysis).
- ICP-AES inductively coupled plasma emission spectrometer
- the sample concentration can be obtained by comparing with a standard solution having a known concentration (quantitative analysis). After identifying the elements contained in the qualitative analysis, the content is obtained by quantitative analysis, and the atomic ratio of each element is obtained from the result.
- Patent Document 4 reports an In 2 O 3 thin film TFT in which an amorphous thin film is prepared immediately after deposition and crystallized after annealing.
- no consideration has been given to water-introduced film formation at the time of DC sputtering, and microcrystals may be generated during thin film deposition.
- the thin film in which the microcrystals are formed is annealed, the crystal orientation is misaligned and the thin film has many oxygen vacancies, which may cause the TFT to exhibit normally-on characteristics.
- the average crystal grain size is less than 1 ⁇ m without crystals.
- the method for producing a laminated structure of the present invention is a method for producing a laminated structure comprising an oxide layer and an insulating layer, (1) a step of providing an insulating layer; and (2) the oxide on the insulating layer so that Rrms (root-mean-square-resistance) at 20 ⁇ 20 ⁇ m 2 is in the range of 1.0 to 5.3 mm.
- a laminated structure having a preferred carrier concentration, a preferred average crystal grain size, and an oxide layer in which crystals are arranged in a columnar shape can be obtained.
- Step of providing insulating layer The structure of the insulating layer that can be used in the method of the present invention is as described in the description of the laminated structure of the present invention. Further, a method for manufacturing the insulating layer is not particularly limited, and a known method may be used.
- the insulating layer may be a single layer or, for example, a thermally oxidized film such as a conductive silicon substrate with a thermally oxidized film functions as a gate insulating film (insulating layer in a laminated structure), and a conductive silicon portion. May function as a gate electrode.
- the Rrms of the oxide thin film can be examined with an atomic force microscope (AFM).
- the AFM is a type of microscope that detects an atomic force acting on a probe and a sample.
- the AFM probe is attached to the tip of a cantilever spring (cantilever).
- cantilever cantilever spring
- the Rrms of the oxide thin film immediately after deposition of the thin film to 1.0 to 5.3 mm, for example, in an atmosphere of a mixed gas containing a rare gas and one or more selected from water, oxygen and nitrous oxide.
- Sputtering is preferably performed, and it is particularly preferable to perform sputtering in a mixed gas atmosphere containing water.
- the presence of molecules such as water molecules, oxygen molecules, and nitrous oxide molecules can be expected to disturb the oxide crystals, improve the amorphousness, and reduce Rrms.
- the water pressure contained in the sputtering gas (atmosphere) during the deposition of the oxide thin film (oxide layer) is preferably 0.1 to 25%. If the water pressure is less than 0.1%, microcrystals are formed in the film immediately after the thin film is deposited, and there is a possibility that Rrms is larger than 5.3 kg. When the thin film in which the microcrystals are formed is annealed, secondary crystallization occurs and a crystal orientation shift occurs, resulting in an increase in defects, which may increase the carrier concentration and decrease the mobility. Further, when the moisture pressure exceeds 25%, the film density is remarkably reduced, and therefore, the overlap of the 5s orbitals of In is reduced, and the mobility may be reduced.
- the moisture pressure in the atmosphere during sputtering is more preferably 0.7 to 13%, particularly preferably 1 to 6%.
- the oxygen partial pressure in the atmosphere during sputtering is preferably 0% or more and less than 30%. If the oxygen partial pressure in the atmospheric gas is 30% or more, the mobility may be lowered or the carrier concentration may become unstable. This is presumably because if the amount of oxygen in the atmospheric gas during film formation is too large, oxygen taken in between the crystal lattices increases, causing scattering, or easily leaving the film and destabilizing.
- a more preferable oxygen partial pressure is 0 to 12%, and a still more preferable oxygen partial pressure is 0 to 8%.
- the oxide layer obtained by the method of the present invention is made of a material selected from the group consisting of indium oxide, indium oxide doped with Ga, indium oxide doped with Al, indium oxide doped with Zn, and indium oxide doped with Sn. It is preferable to become. In order to obtain an oxide layer made of the above material, it is preferable to perform sputtering using a target made of an oxide sintered body having the above composition.
- the atomic ratio Ga / (Ga + In) of indium oxide doped with Ga is preferably 0.01 to 0.09, more preferably 0.02 to 0.085, and 0.05 to 0.00. Particularly preferred is 08. If the atomic ratio Ga / (Ga + In) of gallium metal to indium metal in the Ga-doped indium oxide thin film exceeds 0.09, Ga as a dopant may aggregate and Rrms may increase.
- the atomic ratio Al / (Al + In) of indium oxide doped with Al is preferably 0.01 to 0.05, more preferably 0.01 to 0.04, and 0.01 to 0.03. It is particularly preferred. Similarly, if the atomic ratio Al / (Al + In) between the aluminum metal and the indium metal in the indium oxide thin film doped with Al exceeds 0.05, Al as a dopant may aggregate and Rrms may increase.
- the atomic ratio Zn / (Zn + In) of indium oxide doped with Zn is preferably 0.01 to 0.09, and more preferably 0.01 to 0.07. If the atomic ratio Zn / (Zn + In) between the indium genus and the zinc metal in the Zn-doped indium oxide thin film exceeds 0.09, Zn may not be dissolved in the In site, and Zn may be precipitated at the grain boundaries or the like. is there.
- the atomic ratio Sn / (Sn + In) of indium oxide doped with Sn is preferably 0.001 to 0.05, and more preferably 0.002 to 0.02.
- an element capable of taking a positive tetravalence such as Sn, Ti, Si, Ce, Zr, or the like is contained in the oxide semiconductor target in a proportion of 3% by weight or less.
- Sn has a great effect of improving the sintered density and reducing the electric resistance of the target.
- the content of the element capable of taking positive tetravalence is more preferably 2% by weight or less, and particularly preferably 1% by weight or less. When the content of the positive tetravalent element exceeds 3% by weight, the carrier concentration of the oxide semiconductor thin film may not be controlled to a low concentration.
- the film formation of the oxide layer in the method of the present invention can be suitably performed by, for example, DC (direct current) sputtering, AC (alternating current) sputtering, RF sputtering, pulse DC sputtering, or the like.
- DC direct current
- AC alternating current
- RF RF sputtering
- pulse DC sputtering or the like.
- the power supply device is expected to be simplified.
- the film is formed by AC sputtering it is industrially excellent in large area uniformity and expected to improve the utilization efficiency of the target.
- the film is formed by RF sputtering, since the discharge is possible even when the resistance of the target is high, it is expected that the sintering condition of the sputtering target is relaxed.
- the substrate temperature when forming a film by sputtering is preferably 20 to 120 ° C., more preferably 25 to 100 ° C., and particularly preferably 25 to 90 ° C. If the substrate temperature during film formation is higher than 120 ° C., microcrystals are generated in the film immediately after the thin film is deposited, and the carrier concentration of the thin film after heat crystallization may exceed 10 18 / cm 3 . Further, when the substrate temperature during film formation is lower than 25 ° C., the film density of the thin film is lowered, and the mobility of the TFT may be lowered.
- the distance between the target and the substrate is preferably 1 to 15 cm, more preferably 2 to 8 cm in the direction perpendicular to the film formation surface of the substrate.
- this distance is less than 1 cm, the kinetic energy of the target constituent element particles reaching the substrate increases, and there is a possibility that good film characteristics cannot be obtained, and in-plane distribution of film thickness and electrical characteristics occurs. There is a risk that.
- the distance between the target and the substrate exceeds 15 cm, the kinetic energy of the target constituent element particles reaching the substrate becomes too small to obtain a dense film and to obtain good semiconductor characteristics. It may not be possible.
- the oxide thin film is preferably formed by sputtering in an atmosphere having a magnetic field strength of 300 to 1500 gauss.
- the magnetic field strength is less than 300 gauss, the plasma density becomes low, so there is a possibility that sputtering cannot be performed in the case of a high resistance sputtering target.
- it exceeds 1500 gauss the controllability of the film thickness and the electrical characteristics in the film may be deteriorated.
- the pressure in the gas atmosphere is not particularly limited as long as the plasma can be stably discharged, but is preferably 0.1 to 3.0 Pa. More preferably, the sputtering pressure is 0.1 to 1.5 Pa, particularly preferably 0.1 to 1.0 Pa. When the sputtering pressure exceeds 3.0 Pa, the mean free path of sputtered particles is shortened, and the density of the thin film may be reduced. Further, when the sputtering pressure is less than 0.1 Pa, there is a possibility that microcrystals are generated in the film during film formation.
- the sputtering pressure refers to the total pressure in the system at the start of sputtering after introducing argon, water, oxygen or the like.
- the substrate is sequentially transported to a position facing three or more targets arranged in parallel at a predetermined interval in the vacuum chamber, and negative and positive potentials are alternately applied to each target from an AC power source.
- plasma is generated on the target to form a film on the substrate surface.
- at least one of outputs from a plurality of AC power supplies is performed while switching a target to which a potential is applied between two or more targets that are branched and connected. That is, at least one of the outputs from the AC power supply is branched and connected to two or more targets, and film formation is performed while applying different potentials to adjacent targets.
- a rare gas, water, oxygen, and sub- Sputtering is preferably performed in an atmosphere of a mixed gas containing at least one selected from nitrogen oxides, and sputtering is particularly preferably performed in an atmosphere of a mixed gas containing water.
- the AC sputtering apparatus described in JP-A-2005-290550 includes a vacuum chamber, a substrate holder disposed inside the vacuum chamber, and a sputtering source disposed at a position facing the substrate holder. .
- FIG. 8 shows a main part of the sputtering source of the AC sputtering apparatus.
- the sputter source has a plurality of sputter units, each of which has plate-like targets 31a to 31f, and the surfaces to be sputtered of the targets 31a to 31f are sputter surfaces. It arrange
- Each target 31a to 31f is formed in an elongated shape having a longitudinal direction, each target has the same shape, and edge portions (side surfaces) in the longitudinal direction of the sputtering surface are arranged in parallel with a predetermined interval therebetween. Therefore, the side surfaces of the adjacent targets 31a to 31f are parallel.
- AC power supplies 17a to 17c are arranged outside the vacuum chamber, and one of the two terminals of each AC power supply 17a to 17c is connected to one of the two adjacent electrodes. The other terminal is connected to the other electrode.
- Two terminals of each of the AC power supplies 17a to 17c output voltages of positive and negative different polarities, and the targets 31a to 31f are attached in close contact with the electrodes, so that the two adjacent targets 31a to 31f are adjacent to each other.
- AC voltages having different polarities are applied from the AC power sources 17a to 17c. Therefore, when one of the targets 31a to 31f adjacent to each other is placed at a positive potential, the other is placed at a negative potential.
- Magnetic field forming means 40a to 40f are disposed on the surface of the electrode opposite to the targets 31a to 31f.
- Each of the magnetic field forming means 40a to 40f has an elongated ring-shaped magnet whose outer periphery is substantially equal to the outer periphery of the targets 31a to 31f, and a bar-shaped magnet shorter than the length of the ring-shaped magnet.
- Each ring-shaped magnet is arranged in parallel with the longitudinal direction of the targets 31a to 31f at the position directly behind the corresponding one of the targets 31a to 31f. As described above, since the targets 31a to 31f are arranged in parallel at a predetermined interval, the ring magnets are also arranged at the same interval as the targets 31a to 31f.
- the AC power density when an oxide target is used in AC sputtering is preferably 3 W / cm 2 or more and 20 W / cm 2 or less.
- the power density is less than 3 W / cm 2 , the film formation rate is slow, which is not economical for production. If it exceeds 20 W / cm 2 , the target may be damaged.
- a more preferable power density is 4 W / cm 2 to 15 W / cm 2 .
- the partial pressure of water during AC sputtering is preferably 5 ⁇ 10 ⁇ 3 to 5 ⁇ 10 ⁇ 1 Pa.
- the partial pressure of water during sputtering depends on the power density of the discharge, but is preferably in the range of 1 ⁇ 10 ⁇ 2 Pa to 1 ⁇ 10 ⁇ 1 Pa if it is 5 W / cm 2 .
- the frequency of AC sputtering is preferably in the range of 10 kHz to 1 MHz. Below 10 kHz, the problem of noise occurs. If the frequency exceeds 1 MHz, plasma spreads too much, so that sputtering is performed at a position other than the desired target position, and uniformity may be impaired.
- a more preferable frequency of AC sputtering is 20 kHz to 500 kHz.
- the sputtering conditions other than the above may be appropriately selected from those described above.
- Step (3) heat-treats (anneales) the amorphous oxide thin film obtained in steps (1) and (2), This is a process of changing to crystalline.
- the thin film is crystallized to obtain an oxide layer (crystalline oxide thin film).
- the heating temperature is preferably 150 to 400 ° C., more preferably 200 to 350 ° C. If the heating temperature is less than 150 ° C, crystallization may be insufficient, and if it exceeds 500 ° C, the device may be destroyed.
- the heating (crystallization) time is usually 10 minutes to 3.5 hours, preferably 15 minutes to 2.5 hours.
- the amorphous oxide thin film obtained in the steps (1) and (2) is subjected to the above heat treatment (annealing) so that the dopant is dissolved in the indium oxide crystal and exhibits a single phase of bixbite. become.
- the timing for crystallizing the oxide layer is preferably before the formation of the protective film. If the amorphous thin film before crystallization is exposed to plasma, the subsequent crystallization process is adversely affected by plasma damage, and there is a possibility that lattice defects or the like are generated in the film.
- the atmosphere during the heat treatment (annealing) of the amorphous oxide thin film is not particularly limited, but an air atmosphere and an oxygen circulation atmosphere are preferable from the viewpoint of carrier controllability.
- a lamp annealing device, a laser annealing device, a thermal plasma device, a hot air heating device, a contact heating device, or the like can be used in the presence or absence of oxygen.
- the oxide thin film (oxide layer) that is heated and crystallized after controlling the Rrms of the amorphous structure immediately after the oxide thin film is deposited in the range of 1.0 to 5.3 mm, crystals are arranged in a column shape from the substrate surface to the sample surface. To do.
- An oxide thin film in which crystals are arranged in a columnar shape has a small crystal orientation shift and a small trap density in the film, so that field effect mobility is improved and a TFT having a good S value can be formed with good reproducibility. it can.
- the carrier concentration can be controlled to 10 18 / cm 3 or less.
- crystals grow in a columnar shape from the substrate side in the heat treatment process.
- the crystal growth is not hindered by the microcrystals in the film in the heat crystallization process.
- the diameter is 1 ⁇ m or more.
- the average crystal grain size in the oxide semiconductor thin film (oxide layer) after heat crystallization is preferably 1 to 27 ⁇ m. More preferably, the average crystal grain size of the thin film is 1.3 to 27 ⁇ m, particularly preferably 2.1 to 27 ⁇ m. When the average crystal grain size is less than 1 ⁇ m, there is a possibility that microcrystals are generated in the film during thin film deposition. In addition, when the average crystal grain size exceeds 27 ⁇ m, the TFT characteristics may vary due to the effect that carriers are scattered to the crystal grain boundary.
- an amorphous film having an Rrms in the range of 1.0 to 5.3 mm immediately after deposition is obtained and then crystallized by heat treatment (annealing).
- the oxide thin film (oxide layer) after crystallization is a thin film having a bixbite structure of In 2 O 3 substantially.
- “consisting essentially of a bixbite structure of In 2 O 3 ” means that the effect of the present invention is attributed to or obtained in the oxide layer (crystalline oxide thin film) of the present invention. It means that 70% or more (preferably 80% or more, more preferably 85% or more) of the crystal structure in the crystalline oxide thin film has a bixbyite structure.
- the oxide layer (oxide thin film) in the laminated structure obtained by the method of the present invention includes a thin film made of indium and oxygen, a thin film made of indium, oxygen and gallium, a thin film made of indium, oxygen and aluminum, indium, although it is a thin film made of oxygen and zinc or a thin film made of indium, oxygen and tin, it may contain other inevitable impurities as long as it is mainly composed of the above elements. However, it is desirable that the crystal structure consists essentially of a bixbite structure of indium oxide.
- a thin film having a bixbite structure of indium oxide obtained by making Rrms within a range of 1.0 to 5.3 mm during deposition of an oxide thin film (oxide layer) and then crystallizing by heat treatment (annealing) Since the columnar crystals are arranged from the interface to the thin film surface, good TFT characteristics can be obtained.
- the oxide thin film (oxide layer) in the present invention is made of indium oxide having a bixbite structure.
- XRD measurement X-ray diffraction measurement
- the density of the oxide layer (oxide thin film) obtained by the method of the present invention is preferably 6.2 g / cm 3 or more, more preferably 6.4 g / cm 3 or more. If the density is lower than 6.2 g / cm 3, the overlap of In 5S orbitals responsible for carrier conduction is reduced, which may reduce mobility.
- the oxide layer (oxide thin film) in the method of the present invention preferably has a higher density, and particularly preferably 6.2 g / cm 3 or more and 7.1 g / cm 3 or less.
- the laminated structure produced by any one of the production methods of the present invention has the same structure and characteristics as the above-described laminated structure of the present invention.
- the above-described oxide thin film of the present invention and the laminated structure manufactured by the manufacturing method of the present invention can be used for a thin film transistor.
- an oxide layer in the stacked structure can be used as the channel layer.
- the thin film transistor of the present invention includes the oxide layer in the stacked structure of the present invention as a channel layer, the insulating layer as a gate insulating film, and a protective film containing, for example, SiN x on the oxide layer.
- the channel layer in the thin film transistor of the present invention is composed of the oxide layer in the stacked structure of the present invention, and the configuration thereof is as described above.
- the gate insulating film in the thin film transistor of the present invention is composed of the insulating layer in the laminated structure of the present invention, and the configuration thereof is as described above.
- the oxide layer in the laminated structure of the present invention is a crystalline oxide thin film in which the crystal orientation and grain size are controlled, and when this is applied to the channel layer, oxygen vacancies are produced even through a manufacturing process such as CVD. This has the advantage that the TFT characteristics are not deteriorated.
- the thickness of the channel layer in the thin film transistor of the present invention is usually 10 to 300 nm, preferably 20 to 250 nm, more preferably 30 to 200 nm, still more preferably 35 to 120 nm, and particularly preferably 40 to 80 nm.
- the thickness of the channel layer is less than 10 nm, the characteristics of the manufactured TFT may be non-uniform in the plane due to the non-uniformity of the thickness when the film is formed in a large area.
- the film thickness is more than 300 nm, the film formation time becomes long and may not be industrially adopted.
- the channel layer in the thin film transistor of the present invention is usually used in an N-type region, but a PN junction transistor or the like in combination with various P-type semiconductors such as a P-type Si-based semiconductor, a P-type oxide semiconductor, and a P-type organic semiconductor. It can be used for various semiconductor devices.
- the protective film in the thin film transistor of the present invention preferably contains SiN x in particular. Since SiN x can form a dense film as compared with SiO 2 , it has an advantage of a high TFT deterioration suppressing effect.
- the protective film can be formed by being stacked on the channel layer.
- a buffer layer is unnecessary, and a protective film can be directly provided on the channel layer. For this reason, a manufacturing process can be simplified.
- the protective film may be, for example, SiO 2 , Al 2 O 3 , Ta 2 O 5 , TiO 2 , MgO, ZrO 2 , CeO 2 , K 2 O, Li 2 O, Na 2 O, Rb 2 O, It may contain oxides such as Sc 2 O 3 , Y 2 O 3 , HfO 2 , CaHfO 3 , PbTi 3 , BaTa 2 O 6 , Sm 2 O 3 , SrTiO 3, or AlN, but substantially SiN x. It is preferable that it consists only of.
- Consisting essentially of SiN x means that 70 wt% or more (preferably 80 wt% or more, more preferably 85 wt% or more) of the thin film constituting the protective layer in the thin film transistor of the present invention is SiN x . Means that.
- an ozone treatment, an oxygen plasma treatment, a nitrogen dioxide plasma treatment, or a nitrous oxide plasma treatment on the oxide semiconductor film as a treatment before the formation of the protective film.
- Such treatment may be performed at any timing after the oxide semiconductor film is formed and before the protective film is formed.
- the oxide semiconductor film diffuses during driving of the TFT, a threshold voltage shift occurs and the reliability of the TFT may be reduced.
- ozone treatment oxygen plasma treatment, nitrogen dioxide plasma treatment, or nitrous oxide plasma treatment on the oxide semiconductor film, the In—OH bond is stabilized in the crystal structure, and hydrogen in the oxide semiconductor film is obtained. Can be suppressed.
- the gate insulating film is formed by, for example, a plasma CVD (Chemical Vapor Deposition) method.
- a gate insulating film is formed by a plasma CVD method and an oxide semiconductor layer is formed thereover, hydrogen in the gate insulating film diffuses into the oxide semiconductor layer, resulting in a decrease in crystallinity of the oxide semiconductor layer or TFT There is a risk of lowering reliability.
- ozone treatment, oxygen plasma treatment, nitrogen dioxide plasma treatment, or sub-oxidation is performed on the gate insulating film before forming the oxide semiconductor layer. Nitrogen plasma treatment is preferably performed. By performing such pretreatment, it is possible to prevent a decrease in crystallinity of the oxide semiconductor film and a decrease in reliability of the TFT.
- the thickness of the gate insulating film is usually 5 to 400 nm, preferably 50 to 300 nm.
- each of the drain electrode, the source electrode, and the gate electrode in the thin film transistor of the present invention there are no particular limitations on the material for forming each of the drain electrode, the source electrode, and the gate electrode in the thin film transistor of the present invention, and a commonly used material can be arbitrarily selected.
- a transparent electrode such as ITO, IZO, ZnO, or SnO 2
- a metal electrode such as Al, Ag, Cu, Cr, Ni, Mo, Au, Ti, or Ta, or a metal electrode made of an alloy containing these may be used. it can.
- the drain electrode, the source electrode, and the gate electrode may have a multilayer structure in which two or more different conductive layers are stacked.
- a good conductor such as Al or Cu may be sandwiched with a metal having excellent adhesion such as Ti or Mo.
- the thin film transistor of the present invention can be applied to various integrated circuits such as a field effect transistor, a logic circuit, a memory circuit, and a differential amplifier circuit. Further, in addition to the field effect transistor, it can be applied to an electrostatic induction transistor, a Schottky barrier transistor, a Schottky diode, and a resistance element.
- the structure of the thin film transistor of the present invention known structures such as a bottom gate, a bottom contact, and a top contact can be used without limitation.
- the bottom gate structure is advantageous because high performance can be obtained as compared with thin film transistors of amorphous silicon or ZnO.
- the bottom gate configuration is preferable because it is easy to reduce the number of masks at the time of manufacturing, and it is easy to reduce the manufacturing cost for uses such as a large display.
- the thin film transistor of the present invention can be suitably used for a display device.
- a channel-etched bottom gate thin film transistor is particularly preferable.
- a channel-etched bottom gate thin film transistor has a small number of photomasks at the time of a photolithography process, and can produce a display panel at a low cost.
- a thin film transistor having a channel etch type bottom gate structure and a top contact structure is particularly preferable because it has excellent characteristics such as mobility and is easily industrialized.
- the substrate on which the amorphous film was formed was heated in the atmosphere at 300 ° C. for 1 hour, and the amorphous film was crystallized to form an oxide semiconductor film (oxide layer in a stacked structure).
- ICP-AES analysis confirmed that the atomic ratio of each element contained in the crystallized oxide thin film was the same as that of the sputtering target.
- the Hall effect measuring element was set in ResiTest 8300 type (manufactured by Toyo Technica Co., Ltd.), and the Hall effect was evaluated at room temperature. The results are shown in Table 1.
- the sputtering conditions are as follows. Substrate temperature: 25 ° C Ultimate pressure: 8.5 ⁇ 10 ⁇ 5 Pa Atmospheric gas: Ar gas, O 2 gas, H 2 O gas (see Table 1 for partial pressure) Sputtering pressure (total pressure): 0.4 Pa Input power: DC100W S (substrate)-T (target) distance: 70mm
- a sputter film was formed on the gate insulating film under the conditions shown in Table 1 to produce an amorphous thin film with a thickness of 50 nm.
- OFPR # 800 manufactured by Tokyo Ohka Kogyo Co., Ltd.
- pre-baking 80 ° C., 5 minutes
- exposure were performed.
- After development it was post-baked (120 ° C., 5 minutes), etched with oxalic acid, and patterned into a desired shape. Thereafter, heat treatment (annealing treatment) was performed at 300 ° C. for 1 hour in a hot air heating furnace to crystallize the thin film.
- Mo 200 nm
- the source / drain electrodes were patterned into a desired shape by channel etching.
- a protective film by forming a SiN x by plasma CVD (PECVD). A contact hole was opened using hydrofluoric acid to produce a thin film transistor.
- the measurement conditions for the XRD are as follows. Equipment: Ultimate-III manufactured by Rigaku Corporation X-ray: Cu-K ⁇ ray (wavelength 1.5406mm, monochromatized with graphite monochromator) 2 ⁇ - ⁇ reflection method, continuous scan (1.0 ° / min) Sampling interval: 0.02 ° Slit DS, SS: 2/3 °, RS: 0.6 mm
- Example 1 Evaluation of crystal grain size by SIM (Scanning Ion Microscope) SIM measurement was performed on the thin film of Example 1 produced on a glass substrate.
- the apparatus uses Hitachi's focused ion beam processing and observation apparatus FB-2100, and the acceleration voltage is 40 kV.
- the result of Example 1 after 300 ° C. ⁇ 1 h heat crystallization is shown in FIG. 3 (the observation magnification in FIG. 3 is ⁇ 10000, and is a partially enlarged view of a 35 ⁇ m square SIM image). Crystal grains were observed, and the average crystal grain size was 2.1 ⁇ m.
- the average crystal grain size of the oxide semiconductor thin film was determined by examining the maximum diameter of each crystal grain observed within a 35 ⁇ m square and calculating the average value of these grain sizes.
- the average crystal grain sizes of Examples 2 to 13 are shown in Table 1.
- FIG. 4 shows a TEM image of the cross section of the thin film after heat crystallization at 300 ° C. for 1 h in Example 1 (the observation magnification in FIG. 4 is ⁇ 100,000, and one of the oxide thin film portions in the field of view observed at 1 ⁇ m square. It is a part enlarged view.) As shown in FIG. 4, it was observed that columnar crystals were arranged from the substrate surface to the sample surface. In Examples 2 to 13, it was observed that columnar crystals were arranged from the substrate surface to the sample surface.
- Comparative Examples 1-7 Thin film transistor and thin film in the same manner as in Example 1 except that the target used for forming the oxide semiconductor film, and the sputtering conditions and heat treatment (annealing) conditions thereof were changed to the targets and conditions having the compositions shown in Table 2. An evaluation element was fabricated and evaluated. The results are shown in Table 2.
- the film was amorphous immediately after deposition of the thin film, crystallized after 300 ° C. ⁇ 1 h heat treatment (annealing) in the atmosphere, and only a bixbite structure of indium oxide was observed.
- the average crystal grain size of the oxide semiconductor thin film was determined by examining the maximum diameter of each crystal grain observed within a 35 ⁇ m square and calculating the average value of these grain sizes.
- the average crystal grain sizes of Comparative Examples 2 to 7 are shown in Table 2. The average grain size was less than 1 ⁇ m.
- FIG. 7 shows a TEM image of a cross-section of the thin film after heat treatment at 300 ° C. for 1 h in Comparative Example 1 (the observation magnification of FIG. 7 is a partially enlarged view of the oxide thin film portion in the field of view observed in ⁇ 100,000 and 1 ⁇ m square. ). As shown in FIG. 7, microcrystals were observed in the film. In Comparative Examples 2 to 7, microcrystals were observed in the film as in Comparative Example 1.
- Example 14 Example 1 except that AC sputtering was performed under the conditions shown in Table 3 using the film forming apparatus disclosed in Japanese Patent Laid-Open No. 2005-290550, an amorphous film was formed under the following conditions, and heat treatment was performed. A thin film transistor and a thin film evaluation element were produced and evaluated in the same manner as described above. The results are shown in Table 3.
- the distance was set to 2 mm.
- the width of the magnetic field forming means 40a to 40f was 200 mm, which is the same as that of the targets 31a to 31f.
- Ar and H 2 O, which are sputtering gases, were introduced from the gas supply system into the system at a flow rate ratio of 99: 1.
- the film forming atmosphere at this time was 0.5 Pa.
- the film was formed for 10 seconds under the above conditions, and the thickness of the obtained indium zinc oxide (IZO) was measured to be 15 nm.
- the film formation rate is as high as 90 nm / min and is suitable for mass production.
- the glass substrate with IZO thus obtained was placed in an electric furnace, heat-treated in air at 400 ° C. for 15 minutes, cut into a size of 1 cm 2 , and hole measurement was performed by a 4-probe method. As a result, the carrier concentration was 1.5 ⁇ 10 16 cm ⁇ 3 , and it was confirmed that the semiconductor was sufficiently semiconductorized.
- Examples 15 to 18 A semiconductor thin film was obtained in the same manner as in Example 14 except that the target composition and sputtering conditions were changed as shown in the attached table. Further, a thin film transistor and a thin film evaluation element were produced in the same manner as in Example 14, and evaluated in the same manner as in Example 14. As a result of Hall measurement, it was confirmed that all were made semiconductor. The results are shown in Table 3.
- Comparative Example 8 The output power (AC power density) was increased to 22 W / cm 2 to perform high-speed film formation. As a result, the film formation rate became 75 nm / min. However, in this thin film, columnar crystals were not arranged on the sample surface, and the carrier concentration was not 7.5 ⁇ 10 18 cm ⁇ 3 and the semiconductor was not formed.
- Examples 19-27 Fabrication of EBSP measurement element, Hall effect measurement element, XRD evaluation element, AFM evaluation element, cross-sectional TEM evaluation element
- a 4-inch target having the composition shown in Table 4 is mounted on a magnetron sputtering apparatus, A conductive silicon substrate with a thermal oxide film having a thickness of 100 nm, a conductive silicon substrate, and a glass slide (# 1737 manufactured by Corning) were respectively mounted.
- a SiOx film having a thickness of 100 nm was formed by CVD as an insulating layer on a conductive silicon substrate. Thereafter, as shown in Table 4, the insulating layer was subjected to ozone treatment, oxygen plasma treatment or nitrogen dioxide plasma treatment.
- a material film was formed.
- Ar gas, O 2 gas, and H 2 O gas were introduced at a partial pressure ratio shown in Table 4.
- the substrate treated with the amorphous film was crystallized with an oxygen partial pressure, a temperature increase rate, a heat treatment temperature, and a heat treatment time shown in Table 4 to form an oxide semiconductor film.
- the Hall effect measuring element was set in a ResiTest 8300 type (manufactured by Toyo Corporation) using a substrate formed on a glass substrate, and the Hall effect was evaluated at room temperature.
- the sputtering conditions are as follows. Substrate temperature: see Table 4 Ultimate pressure: 8.5 ⁇ 10 ⁇ 5 Pa Atmospheric gas: Ar gas, O 2 gas, H 2 O gas (see Table 4 for partial pressure) Sputtering pressure (total pressure): 0.4 Pa Input power: DC100W S (substrate)-T (target) distance: 70mm
- a conductive silicon substrate with a thermal oxide film (SiOx) having a thickness of 100 nm or a conductive silicon substrate with SiOx with a thickness of 100 nm formed by CVD was used as a substrate.
- the SiOx film functions as a gate insulating film, and the conductive silicon portion functions as a gate electrode. Thereafter, as shown in Table 4, the SiOx film was subjected to ozone treatment, oxygen plasma treatment or nitrogen dioxide plasma treatment.
- a sputter film was formed again on the treated gate insulating film under the conditions shown in Table 4 to produce an amorphous thin film having a thickness of 50 nm.
- OFPR # 800 manufactured by Tokyo Ohka Kogyo Co., Ltd.
- pre-baking 80 ° C., 5 minutes
- exposure were performed.
- After development it was post-baked (120 ° C., 5 minutes), etched with oxalic acid, and patterned into a desired shape. Thereafter, annealing was performed at an oxygen partial pressure, a temperature increase rate, a heat treatment temperature, and a heat treatment time shown in Table 4 for crystallization.
- ICP-AES analysis confirmed that the atomic ratio of each element contained in the crystallized oxide thin film was the same as that of the sputtering target.
- the sputtering conditions are as follows. Substrate temperature: see Table 4 Ultimate pressure: 8.5 ⁇ 10 ⁇ 5 Pa Atmospheric gas: Ar gas, O 2 gas, H 2 O gas (see Table 4 for partial pressure) Sputtering pressure (total pressure): 0.4 Pa Input power: 100W S (substrate)-T (target) distance: 70mm
- Mo 200 nm
- the source / drain electrodes were patterned into a desired shape by channel etching.
- the oxide semiconductor film was subjected to ozone treatment, oxygen plasma treatment, or nitrogen dioxide plasma treatment.
- SiNx was formed by plasma CVD (PECVD) to form a protective film. A contact hole was opened using hydrofluoric acid to produce a thin film transistor.
- FIG. 9 An image quality image (IQ image) of the thin film EBSP of Example 19 is shown in FIG.
- FIG. 9 shows that a fine structure is observed in the crystal grains.
- the measurement area is 40 ⁇ m ⁇ 40 ⁇ m, and the step size is 0.2 ⁇ m.
- azimuth angle mapping of EBSP was performed, and the azimuth difference was divided into three of an orientation difference of 2 ° to less than 5 °, 5 ° to less than 15 °, and 15 ° to less than 180 °.
- the azimuth difference data is shown in FIG.
- the average crystal grain size was 10.6 ⁇ m.
- the average crystal grain size was 1.0 ⁇ m or more.
- grain boundaries of 2 ° or more and less than 5 ° or 5 ° or more and less than 15 ° are mainly observed in the crystal grain boundaries.
- the orientation difference was 43.5% when the orientation difference was 2 ° or more and less than 5 °, 36.0% when 5 ° or more and less than 15 °, and 15 ° or more and less than 180 °. It was 20.5%. From the above results, the ratio of the grain boundaries of 2 ° to less than 15 ° in all crystal grain boundaries was 79.5%. Also for Examples 20 to 27, the proportion of the grain boundaries in which the orientation difference occupying in all the grain boundaries was 2 ° or more and less than 15 ° was calculated, and was 60% or more and 90% or less.
- An EBSP orientation map of the thin film of Example 19 is shown in FIG.
- the measurement area is 40 ⁇ m ⁇ 40 ⁇ m, and the step size is 0.2 ⁇ m.
- the structure and crystal orientation were observed.
- a map in which measurement points are indicated by dots on the reverse pole figure of Example 19 is shown in FIG. It can be seen that the orientations of the (111), (001), and (101) planes are observed in the same manner as shown in the orientation map.
- the measurement conditions for the XRD are as follows. Equipment: Ultimate-III manufactured by Rigaku Corporation X-ray: Cu-K ⁇ ray (wavelength 1.5406mm, monochromatized with graphite monochromator) 2 ⁇ - ⁇ reflection method, continuous scan (1.0 ° / min) Sampling interval: 0.02 ° Slit DS, SS: 2/3 °, RS: 0.6 mm
- FIG. 13 shows an EBSP image quality image (IQ image) of the thin film of Comparative Example 9. From FIG. 13, unlike the example, no fine structure was observed in the crystal grains. Since the crystal grain size was small, the measurement area was 0.5 ⁇ m ⁇ 0.5 ⁇ m, and the step size was 0.005 ⁇ m. In order to analyze the structure of the crystal grains, azimuth angle mapping of EBSP was performed, and the azimuth difference was separated into three of an orientation difference of 2 ° to less than 5 °, 5 ° to less than 15 °, and 15 ° to less than 180 °. The azimuth difference data is shown in FIG.
- the average crystal grain size was 0.137 ⁇ m.
- the average crystal grain size was less than 1.0 ⁇ m.
- almost no grain boundaries of 2 ° or more and less than 5 ° or 5 ° or more and less than 15 ° were observed in the crystal grains.
- the orientation difference was 9.6% when the orientation difference was 2 ° or more and less than 5 °, 5.4% when it was 5 ° or more and less than 15 °, and 15 ° or more but less than 180 °. It was 85%.
- the ratio of the grain boundaries of 2 ° or more and less than 15 ° to all crystal grain boundaries was 15.0%. Also for Comparative Examples 10 to 13, the proportion of the grain boundaries whose orientation difference occupying in all the crystal grain boundaries was 2 ° or more and less than 15 ° was calculated and found to be less than 60%.
- FIG. 16 An EBSP orientation map of the thin film of Comparative Example 9 is shown in FIG. Since the crystal grain size was small, the measurement area was 0.5 ⁇ m ⁇ 0.5 ⁇ m, and the step size was 0.005 ⁇ m. A crystal grain boundary having an orientation difference of 2 ° or more and less than 5 ° or 5 ° or more and less than 15 ° was not observed, so that a fine structure was not observed. Crystal grains preferentially oriented in the (111) plane were observed corresponding to the crystal grain boundaries of 15 ° or more and less than 180 °. In FIG. 16, the map which showed the measurement point with the dot on the reverse pole figure of the comparative example 9 is shown. It can be seen that the (111) preferred orientation is the same as shown in the orientation map.
- Examples 28-33 [1] Production of KFM measurement element, Hall effect measurement element, XRD evaluation element, AFM evaluation element, cross-sectional TEM evaluation element A 4-inch target having the composition shown in Table 6 was mounted on a magnetron sputtering apparatus, and the substrate A conductive silicon substrate with a thermal oxide film having a thickness of 100 nm and a slide glass (# 1737 manufactured by Corning) were respectively mounted.
- An amorphous film with a thickness of 50 nm was formed on a conductive silicon substrate with a thermal oxide film with a thickness of 100 nm and a slide glass by the DC magnetron sputtering method under the following conditions.
- Ar gas, O 2 gas, and H 2 O gas were introduced at a partial pressure ratio shown in Table 6.
- the substrate treated with the amorphous film was crystallized with the oxygen partial pressure, heat treatment temperature, and heat treatment time shown in Table 6 to form an oxide semiconductor film.
- ICP-AES analysis confirmed that the atomic ratio of each element contained in the crystallized oxide thin film was the same as that of the sputtering target.
- the Hall effect measuring element was set in a ResiTest 8300 type (manufactured by Toyo Corporation) using a substrate formed on a glass substrate, and the Hall effect was evaluated at room temperature. The results are shown in Table 6.
- the sputtering conditions are as follows. Substrate temperature: see Table 6 Ultimate pressure: 8.5 ⁇ 10 ⁇ 5 Pa Atmospheric gas: Ar gas, O 2 gas, H 2 O gas (see Table 6 for partial pressure) Sputtering pressure (total pressure): 0.4 Pa Input power: DC100W S (substrate)-T (target) distance: 70mm
- a conductive silicon substrate with a thermal oxide film (SiOx) having a thickness of 100 nm was used as a substrate.
- the SiOx film functions as a gate insulating film, and the conductive silicon portion functions as a gate electrode.
- Sputter deposition was again performed on the gate insulating film under the conditions shown in Table 6 to produce an amorphous thin film with a thickness of 50 nm.
- OFPR # 800 manufactured by Tokyo Ohka Kogyo Co., Ltd.
- pre-baking 80 ° C., 5 minutes
- exposure were performed.
- After development, it was post-baked 120 ° C., 5 minutes
- etched with oxalic acid and patterned into a desired shape.
- annealing was performed at the oxygen partial pressure, heat treatment temperature, and heat treatment time shown in Table 6 for crystallization. ICP-AES analysis confirmed that the atomic ratio of each element contained in the crystallized oxide thin film was the same as that of the sputtering target.
- the sputtering conditions are as follows. Substrate temperature: see Table 6 Ultimate pressure: 8.5 ⁇ 10 ⁇ 5 Pa Atmospheric gas: Ar gas, O 2 gas, H 2 O gas (see Table 6 for partial pressure) Sputtering pressure (total pressure): 0.4 Pa Input power: 100W S (substrate)-T (target) distance: 70mm
- FIG. 18 shows the results of the transfer characteristics of Example 28 (drain voltages are 0.1, 1.0, and 10 V).
- the field effect mobility, S value, and threshold voltage of the device having a drain voltage of 10 V were evaluated. Also in other examples, the drain voltage (Vd) was set to 10 V, and the field effect mobility, S value, and threshold voltage were evaluated. The results are shown in Table 6.
- FIG. 19 shows X-ray charts immediately after the thin film deposition of Example 28 and after the heat treatment (annealing), respectively. Immediately after deposition of the thin film, no diffraction peak was observed, and it was confirmed that the film was amorphous. Further, a diffraction peak was observed after the heat treatment (annealing), and it was found that crystallization occurred.
- An X-ray chart after the heat treatment (annealing) of Example 28 is shown in FIG.
- Example 28 As a result of analyzing the chart, in the thin film after crystallization in Example 28, only the bixbite structure of indium oxide was observed. The crystal structure can be confirmed with a JCPDS (Joint Committee of Powder Diffraction Standards) card.
- the bixbite structure of indium oxide is JCPDS card no. 06-0416.
- the thin films of Examples 29 to 33 were amorphous immediately after deposition of the thin film, and only a bixbite structure of indium oxide was observed after annealing.
- the measurement conditions for the XRD are as follows. Apparatus: SmartLab manufactured by Rigaku Corporation X-ray: Cu-K ⁇ ray (wavelength 1.5406mm, monochromatized with graphite monochromator) 2 ⁇ - ⁇ reflection method, continuous scan (1.0 ° / min) Sampling interval: 0.02 ° Slit DS, SS: 2/3 °, RS: 0.6 mm
- FIG. 20 shows a TEM image of the thin film cross section immediately after the sputter deposition of Example 28 and after heat crystallization (the observation magnification of FIG. 20 is ⁇ 50000, and the oxide thin film portion of the field of view observed in 1 ⁇ m square). It is a partially enlarged view.)
- the film immediately after the sputter film formation was amorphous like XRD. After heating and crystallization, it was observed that columnar crystals were arranged from the substrate surface to the sample surface. Also in Examples 29 to 33, it was observed that columnar crystals were arranged from the substrate surface to the sample surface in the thin film after heat crystallization.
- the oxide layer and the insulating layer in the stacked structure of the present invention are used as a channel layer and a gate insulating film of a thin film transistor, a protective film can be directly formed without providing a buffer layer in the channel layer.
- a protective film can be directly formed without providing a buffer layer in the channel layer.
- the thin film transistor of the present invention can be suitably used for a display device, particularly for a large area display.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Materials Engineering (AREA)
- Thin Film Transistor (AREA)
- Physical Vapour Deposition (AREA)
Abstract
Description
そのなかでも、近年における表示装置のめざましい発展に伴い、液晶表示装置(LCD)のみならず、エレクトロルミネッセンス表示装置(EL)や、フィールドエミッションディスプレイ(FED)等の各種の表示装置において、表示素子に駆動電圧を印加して表示装置を駆動させるスイッチング素子として、薄膜トランジスタ(TFT)が多用されている。
例えば、特許文献1や、特許文献2等には、酸化亜鉛を高温で結晶化し薄膜トランジスタを構成する方法が記載されている。また、薄膜トランジスタを得る工程で、非晶質酸化物膜をパターニングした後に結晶化を行い、高移動度を実現した例が報告されている(特許文献3)。
1.酸化物層と絶縁層からなる積層構造であって、
前記酸化物層のキャリア濃度が1018/cm3以下、平均結晶粒径が1μm以上であり、
前記酸化物層の結晶が、前記絶縁層の表面に柱状に配置していることを特徴とする積層構造。
2.前記酸化物層を構成する材料が、酸化インジウム、Gaをドープした酸化インジウム、Alをドープした酸化インジウム、Znをドープした酸化インジウム、及びSnをドープした酸化インジウムからなる群から選ばれることを特徴とする1に記載の積層構造。
3.前記Gaをドープした酸化インジウムの原子比Ga/(Ga+In)が0.01~0.09であることを特徴とする2に記載の積層構造。
4.前記Alをドープした酸化インジウムの原子比Al/(Al+In)が0.01~0.05であることを特徴とする2に記載の積層構造。
5.酸化物層と絶縁層からなる積層構造の製造方法であって、
(1)絶縁層を設ける工程と
(2)前記絶縁層上に、20×20μm2におけるRrms(root-mean-square-roughness)=1.0~5.3Åの範囲となる様に酸化物薄膜を成膜する工程と
(3)得られた薄膜を150~500℃で加熱処理する工程と
を有することを特徴とする積層構造の製造方法。
6.前記酸化物層の成膜を、希ガスと、水、酸素及び亜酸化窒素から選ばれる一種以上とを含有する混合気体の雰囲気下において行うことを特徴とする5に記載の積層構造の製造方法。
7.前記酸化物層の成膜を、希ガスと、少なくとも水とを含有する混合気体の雰囲気下において行うことを特徴とする6に記載の積層構造の製造方法。
8.前記雰囲気中に含まれる水の割合が分圧比で0.1%~25%であることを特徴とする7に記載の積層構造の製造方法。
9.前記酸化物層が、酸化インジウム、Gaをドープした酸化インジウム、Alをドープした酸化インジウム、Znをドープした酸化インジウム及びSnをドープした酸化インジウムからなる群から選ばれる材料からなることを特徴とする5~8のいずれかに記載の積層構造の製造方法。
10.前記Gaをドープした酸化インジウムの原子比Ga/(Ga+In)が0.01~0.09であることを特徴とする9に記載の積層構造の製造方法。
11.前記Alをドープした酸化インジウムの原子比Al/(Al+In)が0.01~0.05であることを特徴とする9に記載の積層構造の製造方法。
12.前記工程(2)の酸化物層の成膜を、
真空チャンバー内に所定の間隔を置いて並設された3枚以上のターゲットに対向する位置に、基板を順次搬送し、前記各ターゲットに対して交流電源から負電位及び正電位を交互に印加する場合に、前記交流電源からの出力の少なくとも1つを、分岐して接続した2枚以上のターゲットの間で、電位を印加するターゲットの切替を行いながら、ターゲット上にプラズマを発生させて基板表面に成膜するスパッタリング方法で行うことを特徴とする5~11のいずれかに記載の積層構造の製造方法。
13.前記交流電源の交流パワー密度を3W/cm2以上、20W/cm2以下とすることを特徴とする12に記載の積層構造の製造方法。
14.前記交流電源の周波数が10kHz~1MHzであることを特徴とする12又は13に記載の積層構造の製造方法。
15.5~14のいずれかの製造方法により製造された積層構造。
16.1~4及び15のいずれかに記載の積層構造中の酸化物層をチャネル層とし、絶縁層をゲート絶縁膜とし、
該酸化物層上に少なくともSiNxを含有する保護膜を備えることを特徴とする薄膜トランジスタ。
17.16に記載の薄膜トランジスタを備えることを特徴とする表示装置。
ここで、薄膜が非晶質であるとは、X線結晶構造解析により、ハローパターンが観測され、結晶構造が特定できないことを意味する。
また、本発明の積層構造における結晶質酸化物半導体薄膜は、いわゆるグレイン-サブグレイン構造を有しており、1μm以上の平均結晶粒径を備える結晶粒はグレイン、絶縁層の表面に柱状に配置している結晶はサブグレインを意味する。
Snをドープした酸化インジウムの原子比Sn/(Sn+In)が0.001~0.05であることが好ましく、0.002~0.02であることがより好ましい。同様にSnをドープした酸化インジウム薄膜における錫金属とインジウム金属の原子比Sn/(Sn+In)が0.05を超えると、Inに固溶したSnがドナーの役割を果たし、キャリア濃度の上昇により半導体化しないおそれがある。
酸化物層のキャリア濃度は、ホール効果測定方法により測定することができる。詳細は実施例に記載の通りである。
ただし、酸化物層の平均結晶粒径は、走査イオン顕微鏡(SIM:Scanning Ion Microscopy)や走査型電子顕微鏡(SEM:Scanning Electron Microscope)により、35μm四方の枠内で観察される結晶粒それぞれの最大径を調べ、これらの粒径の平均値として求めてもよく、上記EBSPによって得られる平均結晶粒径と同様の結果が得られる。
物質は、電子が照射されると、元素特有のX線(特性X線)を放出する。このX線のエネルギーを解析することにより、元素を同定することができる(エネルギー分散X線分光分析:EDX分析)。電子線を細く絞って走査することにより、元素毎の分布を見ることもできる(面分析)。また、電子線を一点に数十秒照射し、放出されたX線の強度を解析することにより、元素量の比(組成)が分かる(定量分析)。
上記結晶粒界は、例えば35μm四方の枠内で観測される。
方位差2°以上15°未満の結晶粒界が60%未満であると、酸素欠陥が多く、薄膜中のキャリア濃度が1018cm-3より大きくなるおそれがある。方位差2°以上15°未満の結晶粒界が90%超であると、TFT特性(移動度、閾値電圧、S値等)がばらつくおそれがある。
また、結晶方位データから、結晶粒の方位分布=集合組織や結晶相分布を解析できる。ここで擬菊池パターンとは、試料に電子を照射した時、反射電子が試料中の原子面によって回折されることによるバンド状のパターンである。バンドの対称性が結晶系に対応し、バンドの間隔が原子面間隔に対応している。
(1)強度分布の情報:Image Quality(IQ)マップ、Confidence Index(CI)マップ等
(2)方位データの情報:Inverse pole figure (IPF)マップ(方位マップ)、極点図、逆極点図等
(3)方位差データの情報:結晶粒界、残留歪みマップ等
(4)相情報:結晶系の違いによる相マップ等
KFM法は導電性プローブを振動させながら探針と試料間に交流電圧を印加し、静電気力によるカンチレバーの振動を検出することにより、表面電位を測定するものである。粒界近傍における局所的な表面電位の測定を行うことで、個々の粒界におけるポテンシャル障壁の高さを決定することができる。
酸化物層の作製方法の詳細は、後述する本発明の積層構造の製造方法で説明する。
具体的に、ICP-AESを用いた分析では、溶液試料をネブライザーで霧状にして、アルゴンプラズマ(約6000~8000℃)に導入すると、試料中の元素は熱エネルギーを吸収して励起され、軌道電子が基底状態から高いエネルギー準位の軌道に移る。この軌道電子は10-7~10-8秒程度で、より低いエネルギー準位の軌道に移る。この際にエネルギーの差を光として放射し発光する。この光は元素固有の波長(スペクトル線)を示すため、スペクトル線の有無により元素の存在を確認できる(定性分析)。
定性分析で含有されている元素を特定後、定量分析で含有量を求め、その結果から各元素の原子比を求める。
しかしながら、DCスパッタリング時の水導入成膜等の検討についてはなされておらず、薄膜堆積時に微結晶が生成するおそれがあった。微結晶が生成した薄膜をアニールすると結晶の方位ずれ等が発生し、酸素欠損が多い薄膜となり、TFTがノーマリーオンの特性を示す等のおそれがあった。
(1)絶縁層を設ける工程と
(2)前記絶縁層上に、20×20μm2におけるRrms(root-mean-square-roughness)=1.0~5.3Åの範囲となる様に前記酸化物薄膜を成膜する工程と
(3)得られた薄膜を150~500℃で加熱処理する工程と
を有することを特徴とする。
本発明の方法において用いることができる絶縁層の構成は、本発明の積層構造の説明において説明した通りである。また、絶縁層の作製方法は特に限定されず、公知の方法を用いればよい。絶縁層は、単独の層であってもよいし、例えば、熱酸化膜付きの導電性シリコン基板等の、熱酸化膜がゲート絶縁膜(積層構造における絶縁層)として機能し、導電性シリコン部がゲート電極として機能するものであってもよい。
本発明の方法における酸化物層(酸化物薄膜)は、薄膜堆積直後にアモルファス構造を有しているが、その酸化物薄膜の表面粗さの二乗平均の平方根(Rrms(root-mean-square-roughness))が酸化物薄膜の20×20μm2の領域において、Rrms=1.0~5.3Åの範囲であることが必要であり、好ましくはRrms=1.0~4.1Åの範囲であり、特に好ましくはRrms=1.0~3.1Åの範囲である。Rrmsが5.3Åを超えた場合、絶縁層基板表面からサンプル表面に対して柱状に結晶が配置せずに良好なTFT特性が得られないおそれがある。ここで、酸化物薄膜(酸化物層)の結晶が柱状に配置するとは、前述した通り透過電子顕微鏡(TEM:Transmission Electron Microscope)で基板からサンプル表面にかけて観察した結果に基づいて判定される。
上記材料からなる酸化物層を得るには、上記組成を有する酸化物焼結体からなるターゲットを用いてスパッタリングすることが好ましい。
Alをドープした酸化インジウムの原子比Al/(Al+In)が0.01~0.05であることが好ましく、0.01~0.04であることがより好ましく、0.01~0.03であることが特に好ましい。同様にAlをドープした酸化インジウム薄膜におけるアルミニウム金属とインジウム金属の原子比Al/(Al+In)が0.05を超えるとドーパントであるAlが凝集し、Rrmsが増加するおそれがある。
Snをドープした酸化インジウムの原子比Sn/(Sn+In)が0.001~0.05であることが好ましく、0.002~0.02であることがより好ましい。同様にSnをドープした酸化インジウム薄膜における錫金属とインジウム金属の原子比Sn/(Sn+In)が0.05を超えると、Inに固溶したSnがドナーの役割を果たし、キャリア濃度の上昇により半導体化しないおそれがある。
真空チャンバー内に所定の間隔を置いて並設された3枚以上のターゲットに対向する位置に、基板を順次搬送し、各ターゲットに対して交流電源から負電位及び正電位を交互に印加して、ターゲット上にプラズマを発生させて基板表面上に成膜する。
このとき、複数の交流電源からの出力の少なくとも1つを、分岐して接続された2枚以上のターゲットの間で、電位を印加するターゲットの切替を行いながら行う。即ち、上記交流電源からの出力の少なくとも1つを分岐して2枚以上のターゲットに接続し、隣り合うターゲットに異なる電位を印加しながら成膜を行う。
また、1辺が1mを超える大面積基板にスパッタ成膜する場合には、たとえば特開2005-290550号公報記載のような大面積生産用のACスパッタ装置を使用することが好ましい。
工程(3)は、工程(1)及び(2)で得られた非晶質酸化物薄膜を加熱処理(アニール)して、結晶質に変化させる工程である。
上記工程(1)及び(2)で得られたRrms(root-mean-square-roughness)=1.0~5.3Åの範囲の非晶質酸化物薄膜を150~500℃で加熱することにより、薄膜を結晶化させて酸化物層(結晶質酸化物薄膜)を得る。加熱温度は、150~400℃であることが好ましく、200~350℃であることがより好ましい。加熱温度が150℃未満であると、結晶化が不十分であるおそれがあり、500℃を超えると、素子の破壊を招くおそれがある。
加熱(結晶化)時間は、通常10分~3.5時間であり、好ましくは15分~2.5時間である。
また、酸素欠損が少ないため、キャリア濃度を1018/cm3以下に制御することができる。
尚、原子が規則的に並んだ結晶にX線が入射すると、特定の方向で強いX線が観察され、回折現象を生じる。これは、それぞれの位置で散乱されるX線の光路差が、X線の波長の整数倍になっていると、波の位相が一致するため、波の振幅が大きくなることで説明される。
物質はそれぞれに特有な規則性を持つ結晶をつくることから、X線回折では化合物の種類を調べることができる。また、結晶の大きさ(結晶の秩序性)、材料中に存在する結晶の方位の分布状態(結晶配向)、結晶に掛かる残留応力の評価を行うこともできる。
本発明の方法における酸化物層(酸化物薄膜)は、密度が高い方が望ましく、特に好ましくは6.2g/cm3以上7.1g/cm3以下である。
前述した本発明の酸化物薄膜及び上記本発明の製造方法によって製造された積層構造は薄膜トランジスタに使用できる。特に、積層構造中の酸化物層をチャネル層として使用できる。
本発明の薄膜トランジスタにおけるゲート絶縁膜は、本発明の積層構造中の絶縁層からなり、その構成については上述した通りである。
上記本発明の積層構造中の酸化物層からなるチャネル層を用いることで、バッファー層が不要となり、チャネル層に直接保護膜を設けることができる。このため、製造工程を簡略化させることができる。
酸化物半導体層の結晶性の低下やTFTの信頼性低下を防ぐために、酸化物半導体層を成膜する前にゲート絶縁膜に対してオゾン処理、酸素プラズマ処理、二酸化窒素プラズマ処理、又は亜酸化窒素プラズマ処理を施すことが好ましい。このような前処理を行うことによって、酸化物半導体膜の結晶性の低下やTFTの信頼性低下を防ぐことができる。
ゲート絶縁膜の膜厚は、通常5~400nmであり、好ましくは50~300nmである。
特にボトムゲート構成が、アモルファスシリコンやZnOの薄膜トランジスタに比べ高い性能が得られるので有利である。ボトムゲート構成は、製造時のマスク枚数を削減しやすく、大型ディスプレイ等の用途の製造コストを低減しやすいため好ましい。
大面積のディスプレイ用としては、チャンネルエッチ型のボトムゲート構成の薄膜トランジスタが特に好ましい。チャンネルエッチ型のボトムゲート構成の薄膜トランジスタは、フォトリソ工程時のフォトマスクの数が少なく低コストでディスプレイ用パネルを製造できる。中でも、チャンネルエッチ型のボトムゲート構成トップコンタクト構成の薄膜トランジスタが移動度等の特性が良好で工業化しやすいため特に好ましい。
[1]ホール効果測定用素子、XRD評価用素子、AFM評価用素子、SIM評価用素子、断面TEM評価用素子の作製
マグネトロンスパッタリング装置に、表1に示す組成の酸化物からなる4インチターゲットを装着し、基板(積層構造における絶縁層)としてスライドガラス(コーニング社製♯1737)をそれぞれ装着した。DCマグネトロンスパッタリング法により、下記の条件でスライドガラス上に膜厚50nmの非晶質膜を成膜した。成膜時には、表1に示す分圧比でArガス、O2ガス、及びH2Oガスを導入した。非晶質膜を形成した基板を大気中で300℃で1時間加熱し、非晶質膜をそれぞれ結晶化して酸化物半導体膜(積層構造における酸化物層)を形成した。
また、ICP-AES分析により、結晶化酸化物薄膜に含まれる各元素の原子比がスパッタリングターゲットと同じであることを確認した。
ホール効果測定用素子をResiTest8300型(東陽テクニカ社製)にセットし、室温でホール効果を評価した。結果を表1に示す。
基板温度:25℃
到達圧力:8.5×10-5Pa
雰囲気ガス:Arガス、O2ガス、H2Oガス(分圧は表1を参照)
スパッタ圧力(全圧):0.4Pa
投入電力:DC100W
S(基板)-T(ターゲット)距離:70mm
上記[1]と同一のスパッタ条件で、基板に膜厚100nmの熱酸化膜付きの導電性シリコン基板を使用した。熱酸化膜がゲート絶縁膜(積層構造における絶縁層)として機能し、導電性シリコン部がゲート電極として機能する。
作製した薄膜トランジスタについて、電界効果移動度(μ)、S値及び閾値電圧(Vth)を評価した。これらの特性値は、半導体パラメーターアナライザー(ケースレーインスツルメンツ株式会社製4200SCS)を用い、室温、遮光環境下(シールドボックス内)で測定した。尚、ドレイン電圧(Vd)は10Vとした。結果を表1に示す。
ガラス基板上に成膜した薄膜についてX線回折測定装置(リガク製Ultima-III)により結晶構造を調べた。実施例1~3の薄膜堆積直後のX線チャートをそれぞれ図1に示す。
薄膜堆積直後は回折ピークが観測されず非晶質であることを確認した。また、大気下で300℃×1h加熱処理(アニール)後に回折ピークが観測され、結晶化していることが分かった。実施例1~3の加熱処理(アニール)後のX線チャートをそれぞれ図2に示す。
チャートを分析した結果、実施例1~3の結晶化後の薄膜では、酸化インジウムのビックスバイト構造のみが観測された。当該結晶構造は、JCPDS(Joint Committee of Powder Diffraction Standards)カードで確認することができる。酸化インジウムのビックスバイト構造は、JCPDSカードNo.06-0416である。
実施例4~13の薄膜についても実施例1~3と同様に薄膜堆積直後は非晶質であり、大気下で300℃×1hアニール後に酸化インジウムのビックスバイト構造のみが観測された。
装置:(株)リガク製Ultima-III
X線:Cu-Kα線(波長1.5406Å、グラファイトモノクロメータにて単色化)
2θ-θ反射法、連続スキャン(1.0°/分)
サンプリング間隔:0.02°
スリット DS、SS:2/3°、RS:0.6mm
ガラス基板上に作製した実施例1の薄膜について、酸化物薄膜の薄膜堆積直後の表面をAFM装置(JSPM-4500、日本電子製)で20μm×20μm角のRrmsを測定したところ、2.3Åと非常に平坦であった。実施例2~13のRrmsの結果についても表1に示す。
ガラス基板上に作製した実施例1の薄膜について、SIM測定を実施した。装置は、日立製集束イオンビーム加工観察装置 FB-2100を利用し、加速電圧は40kVである。
実施例1の300℃×1h加熱結晶化後の結果を図3に示す(図3の観察倍率は、×10000であり、35μm四方のSIM像の一部拡大図である。)。
結晶粒が観測され、平均結晶粒径は2.1μmであった。
酸化物半導体薄膜の平均結晶粒径は、35μm四方の枠内で観察される結晶粒それぞれの最大径を調べ、これらの粒径の平均値で求めた。実施例2~13の平均結晶粒径については、表1に示す。
ガラス基板上に作製した実施例1の薄膜について、断面TEM測定を実施した。装置は、日立製電界放出型透過電子顕微鏡 HF-2100を利用し、加速電圧は200kVである。
実施例1の300℃×1h加熱結晶化後の薄膜断面のTEM像を図4に示す(図4の観察倍率は、×100000であり、1μm四方で観察した視野のうち酸化物薄膜部分の一部拡大図である。)。
図4に示すように基板表面からサンプル表面にかけて柱状の結晶が配置している様子が観測された。
実施例2~13についても基板表面からサンプル表面にかけて柱状の結晶が配置している様子が観測された。
酸化物半導体膜の成膜に用いるターゲット、並びにそのスパッタ条件及び加熱処理(アニーリング)条件を、表2に記載の組成を有するターゲット及び条件に変更した他は実施例1と同様にして薄膜トランジスタ及び薄膜評価用素子を作製し、評価した。結果を表2に示す。
実施例と同様の条件でガラス基板上に成膜した薄膜について、薄膜堆積直後及び加熱処理後にX線回折測定装置(リガク製Ultima-III)により結晶構造を調べた。比較例1の薄膜のX線チャートをそれぞれ図5に示す。
薄膜堆積直後に回折ピークが観測され結晶化していることが分かった。また、大気下で300℃×1hアニール後に回折ピークの半値幅が広がった。
チャートを分析した結果、比較例1の薄膜では、酸化インジウムのビックスバイト構造のみが観測された。
比較例4、6については、薄膜堆積直後は非晶質であり、大気下で300℃×1h加熱処理(アニール)後に結晶化し、酸化インジウムのビックスバイト構造のみが観測された。
ガラス基板上に作製した比較例1の酸化物薄膜の薄膜堆積直後の表面をAFM装置(JSPM-4500、日本電子製)で20μm×20μm角のRrmsを測定したところ、8.6Åと実施例に比べて粗いことが分かった。比較例2~7のRrmsの結果についても表2に示す。
ガラス基板上に作製した比較例1の薄膜について、実施例と同様の測定条件でSIM測定を実施した。装置は、日立製集束イオンビーム加工観察装置FB-2100を利用し、加速電圧は40kVである。
比較例1の300℃×1h加熱処理後の結果を図6に示す(図6の観察倍率は、×10000であり、35μm四方のSIM像の一部拡大図である)。
結晶粒が観測され、平均結晶粒径は0.57μmであった。
酸化物半導体薄膜の平均結晶粒径は、35μm四方の枠内で観察される結晶粒それぞれの最大径を調べ、これらの粒径の平均値で求めた。比較例2~7の平均結晶粒径については、表2に示す。平均結晶粒径は、1μm未満であった。
ガラス基板上に作製した比較例1の薄膜について、実施例と同様の測定条件で断面TEM測定を実施した。装置は、日立製電界放出型透過電子顕微鏡HF-2100を利用し、加速電圧は200kVである。
比較例1の300℃×1h加熱処理後の薄膜断面のTEM像を図7に示す(図7の観察倍率は、×100000、1μm四方で観察した視野のうち酸化物薄膜部分の一部拡大図)。
図7に示すように膜中に微結晶が観測された。比較例2~7についても比較例1と同様に膜中に微結晶が観測された。
ホール効果測定用素子をResiTest8300型(東陽テクニカ社製)にセットし、室温でホール効果を評価した。結果を表2に示す。比較例1~7のキャリア濃度は1018cm-3超であり、酸素欠陥が多い薄膜であることが分かった。
また、作製した薄膜トランジスタについて、半導体パラメーターアナライザー(ケースレーインスツルメンツ株式会社製4200SCS)を用い、室温、遮光環境下(シールドボックス内)で測定した。尚、ドレイン電圧(Vd)は10Vとした。結果を表2に示す。表2に示すように比較例1~7の素子については、キャリア濃度は1018cm-3を超えるためノーマリーオンの特性が得られた。
特開2005-290550号公報に開示された成膜装置を用い、表3に示す条件でACスパッタリングを行い、下記条件で非晶質膜を成膜し、加熱処理を行った他は実施例1と同様にして薄膜トランジスタ及び薄膜評価用素子を作製し、評価した。結果を表3に示す。
Zn/(Zn+In)=0.04であり、幅200mm、長さ1700mm、厚さ10mmの6枚のターゲット31a~31fを用い、各ターゲット31a~31fを基板(図示せず)の幅方向に平行に、距離が2mmになるように配置した。磁界形成手段40a~40fの幅はターゲット31a~31fと同じ200mmであった。ガス供給系からスパッタガスであるArと、H2Oをそれぞれ99:1の流量比で系内に導入した。このときの成膜雰囲気は0.5Paとなった。交流電源のパワーは3W/cm2(=10.2kW/3400cm2)とし、周波数は10kHzとした。
以上の条件で10秒成膜し、得られたインジウム亜鉛酸化物(IZO)の膜厚を測定すると15nmであった。成膜速度は90nm/分と高速であり、量産に適している。また、このようにして得られたIZO付きガラス基板を電気炉に入れ、空気中400℃、15分の条件で熱処理後、1cm2のサイズに切出し、4探針法によるホール測定を行った。その結果、キャリア濃度が1.5×1016cm-3となり、十分半導体化していることが確認できた。
ターゲット組成とスパッタ条件を添付表のように変更した他は実施例14と同様にして半導体薄膜を得た。また、実施例14と同様にして薄膜トランジスタ及び薄膜評価用素子を作製し、実施例14と同様にして評価した。ホール測定の結果、いずれも半導体化していることを確認した。結果を表3に示す。
出力パワー(交流パワー密度)を22W/cm2に増加させ、高速成膜を行った。これにより成膜速度は75nm/分となったが、この薄膜ではサンプル表面に対して柱状の結晶が配置せずにキャリア濃度が7.5×1018cm-3と半導体化しなかった。
[1]EBSP測定用素子、ホール効果測定用素子、XRD評価用素子、AFM評価用素子、断面TEM評価用素子の作製
マグネトロンスパッタリング装置に、表4に示す組成の4インチターゲットを装着し、基板として膜厚100nmの熱酸化膜付きの導電性シリコン基板、導電性シリコン基板、スライドガラス(コーニング社製♯1737)をそれぞれ装着した。導電性シリコン基板上に絶縁層としてCVDでSiOxを100nm形成した。その後、表4に示すように絶縁層に対し、オゾン処理、酸素プラズマ処理もしくは二酸化窒素プラズマ処理を施した。
非晶質膜を処理した基板を表4に示す酸素分圧、昇温速度、加熱処理温度、加熱処理時間で非晶質膜をそれぞれ結晶化して酸化物半導体膜を形成した。
また、ICP-AES分析により、結晶化酸化物薄膜に含まれる各元素の原子比がスパッタリングターゲットと同じであることを確認した。
ホール効果測定用素子は、ガラス基板上に成膜した基板を用いてResiTest8300型(東陽テクニカ社製)にセットし、室温でホール効果を評価した。
基板温度:表4を参照
到達圧力:8.5×10-5Pa
雰囲気ガス:Arガス、O2ガス、H2Oガス(分圧は表4を参照)
スパッタ圧力(全圧):0.4Pa
投入電力:DC100W
S(基板)-T(ターゲット)距離:70mm
基板として、膜厚100nmの熱酸化膜(SiOx)付きの導電性シリコン基板、又はCVDで成膜した膜厚100nmのSiOx付き導電性シリコン基板を使用した。SiOx膜がゲート絶縁膜として機能し、導電性シリコン部がゲート電極として機能する。その後、表4に示すようにSiOx膜に対し、オゾン処理、酸素プラズマ処理もしくは二酸化窒素プラズマ処理を施した。
また、ICP-AES分析により、結晶化酸化物薄膜に含まれる各元素の原子比がスパッタリングターゲットと同じであることを確認した。
基板温度:表4を参照
到達圧力:8.5×10-5Pa
雰囲気ガス:Arガス、O2ガス、H2Oガス(分圧は表4を参照)
スパッタ圧力(全圧):0.4Pa
投入電力:100W
S(基板)-T(ターゲット)距離:70mm
酸化物半導体層の処理後にプラズマCVD法(PECVD)にてSiNxを成膜して保護膜とした。フッ酸を用いてコンタクトホールを開口し、薄膜トランジスタを作製した。
作製した薄膜トランジスタについて、電界効果移動度(μ)、S値及び閾値電圧(Vth)を評価した。半導体パラメーターアナライザー(ケースレーインスツルメンツ株式会社製4200SCS)を用い、室温、遮光環境下(シールドボックス内)で測定した。尚、ドレイン電圧(Vd)は10Vとした。結果を表4に示す。
膜厚100nmの熱酸化膜(SiOx)付きの導電性シリコン基板、又はCVDで成膜した膜厚100nmのSiOx付き導電性シリコン基板に成膜した薄膜についてEBSP装置(EDAX(TSL)社製 Hikari High Speed EBSD Detector、OIM解析ソフト ver.5.2)により結晶粒界を調べた。加速電圧8kVの電子ビームを用いた。
結晶粒内の微細構造を解析するために、EBSPの方位角マッピングを行い、方位差2°以上5°未満、5°以上15°未満、15°以上180°未満の3つに分離した。方位差データを図10に示す。
方位差15°以上の成分で囲まれる領域を結晶粒として平均結晶粒径を解析した結果、平均結晶粒径は10.6μmであった。実施例20~27に対しても平均結晶粒径は1.0μm以上であった。
実施例20~27に対しても全結晶粒界中に占める方位差が2°以上15°未満の粒界が占める割合を算出したところ60%以上90%以下であった。
実施例19の逆極点図上に測定点をドットで示したマップを図12に示す。方位マップで示されているのと同様に(111)、(001)、(101)面の配向が観測されていることが分かる。
実施例19~27のガラス基板上に成膜した薄膜についてX線回折測定装置(リガク製Ultima-III)により結晶構造を調べた。
薄膜堆積直後は回折ピークが観測されず非晶質であることを確認した。また、表4の条件でアニール後に回折ピークが観測され、結晶化していることが分かった。
チャートを分析した結果、実施例19~27の結晶化後の薄膜では、酸化インジウムのビックスバイト構造のみが観測された。当該結晶構造は、JCPDSカードで確認することができる。酸化インジウムのビックスバイト構造は、JCPDSカードNo.06-0416である。
装置:(株)リガク製Ultima-III
X線:Cu-Kα線(波長1.5406Å、グラファイトモノクロメータにて単色化)
2θ-θ反射法、連続スキャン(1.0°/分)
サンプリング間隔:0.02°
スリット DS、SS:2/3°、RS:0.6mm
ガラス基板上に作製した実施例19の薄膜について、酸化物薄膜の薄膜堆積直後の表面をAFM装置(JSPM-4500、日本電子製)で20μm×20μm角のRrmsを測定したところ、1.8Åと非常に平坦であった。実施例20~27のRrmsの結果についても表4に示す。
ガラス基板上に作製した実施例19~27の薄膜について、断面TEM測定を実施した。装置は、日立製電界放出型透過電子顕微鏡HF-2100を利用し、加速電圧は200kVである。
実施例1~18と同様に基板表面からサンプル表面にかけて柱状の結晶が配置している様子が観測された。
[1]薄膜トランジスタ及び薄膜評価用素子の作製
酸化物半導体膜の成膜に用いるターゲット、並びにそのスパッタ条件及びアニーリング条件を、表5に記載の組成を有するターゲット及び条件に変更し、酸化物半導体膜に対してオゾン処理、酸素プラズマ処理もしくは二酸化窒素プラズマ処理を施さなかった以外は実施例19~27と同様にして薄膜トランジスタ及び薄膜評価用素子を作製し、評価した。結果を表5に示す。
膜厚100nmの熱酸化膜付きの導電性シリコン基板、又はCVDで成膜した膜厚100nmのSiOx付き導電性シリコン基板に成膜した薄膜についてEBSP装置(EDAX(TSL)社製 Hikari High Speed EBSD Detector、OIM解析ソフト ver.5.2)により結晶粒界を調べた。加速電圧8kVの電子ビームを用いた。
結晶粒の構造を解析するために、EBSPの方位角マッピングを行い、方位差2°以上5°未満、5°以上15°未満、15°以上180°未満の3つに分離した。方位差データを図14に示す。方位差15°以上の成分で囲まれる領域を結晶粒として平均結晶粒径を解析した結果、平均結晶粒径は0.137μmであった。比較例10~13に対しても平均結晶粒径は1.0μm未満であった。
実施例と異なり結晶粒内には、2°以上5°未満、5°以上15°未満の粒界はほとんど観測されなかった。それぞれの粒界が全粒界に占める割合を算出したところ、方位差が2°以上5°未満は9.6%、5°以上15°未満は5.4%、15°以上180°未満は85%であった。以上の結果から、全結晶粒界中に2°以上15°未満の粒界が占める割合は、15.0%であった。比較例10~13に対しても全結晶粒界中に占める方位差が2°以上15°未満の粒界が占める割合を算出したところ60%未満であった。
方位差が2°以上5°未満、5°以上15°未満の結晶粒界が観測されないため微細な構造は観測されなかった。15°以上180°未満の結晶粒界に対応する形で、(111)面に優先配向した結晶粒が観測された。図16には、比較例9の逆極点図上に測定点をドットで示したマップを示す。方位マップで示されているのと同様に(111)優先配向であることが分かる。
実施例と同様の条件でガラス基板上に成膜した薄膜についてX線回折測定装置(リガク製Ultima-III)により結晶構造を調べた。比較例9~13の薄膜は、薄膜堆積直後に回折ピークが観測され結晶化していることが分かった。また、表5の条件で薄膜堆積直後の膜をアニールした。
チャートを分析した結果、比較例9~13の薄膜では、酸化インジウムのビックスバイト構造のみが観測された。当該結晶構造は、JCPDSカードで確認することができる。酸化インジウムのビックスバイト構造は、JCPDSカードNo.06-0416である。
ガラス基板上に作製した比較例9の酸化物薄膜の薄膜堆積直後の表面をAFM装置(JSPM-4500、日本電子製)で20μm×20μm角のRrmsを測定したところ、8.6Åと実施例に比べて粗いことが分かった。比較例10~13のRrmsの結果についても表5に示す。
ガラス基板上に作製した比較例9~13の薄膜について、実施例と同様の測定条件で断面TEM測定を実施した。装置は、日立製電界放出型透過電子顕微鏡HF-2100を利用し、加速電圧は200kVである。結果を表5に示す。
ホール効果測定用素子をResiTest8300型(東陽テクニカ社製)にセットし、室温でホール効果を評価した。結果を表5に示す。比較例9~13のキャリア濃度は1018cm-3超であり、酸素欠陥が多い薄膜であることが分かった。
また、作製した薄膜トランジスタについて、半導体パラメーターアナライザー(ケースレーインスツルメンツ株式会社製4200SCS)を用い、室温、遮光環境下(シールドボックス内)で測定した。尚、ドレイン電圧(Vd)は10Vとした。結果を表5に示す。表5に示すように比較例9~13の素子については、キャリア濃度が1018cm-3を超えるためノーマリーオンの特性が得られた。
[1]KFM測定用素子、ホール効果測定用素子、XRD評価用素子、AFM評価用素子、断面TEM評価用素子の作製
マグネトロンスパッタリング装置に、表6に示す組成の4インチターゲットを装着し、基板として膜厚100nmの熱酸化膜付きの導電性シリコン基板及びスライドガラス(コーニング社製♯1737)をそれぞれ装着した。
また、ICP-AES分析により、結晶化酸化物薄膜に含まれる各元素の原子比がスパッタリングターゲットと同じであることを確認した。
ホール効果測定用素子は、ガラス基板上に成膜した基板を用いてResiTest8300型(東陽テクニカ社製)にセットし、室温でホール効果を評価した。結果を表6に示す。
基板温度:表6を参照
到達圧力:8.5×10-5Pa
雰囲気ガス:Arガス、O2ガス、H2Oガス(分圧は表6を参照)
スパッタ圧力(全圧):0.4Pa
投入電力:DC100W
S(基板)-T(ターゲット)距離:70mm
基板として、膜厚100nmの熱酸化膜(SiOx)付きの導電性シリコン基板を使用した。SiOx膜がゲート絶縁膜として機能し、導電性シリコン部がゲート電極として機能する。
また、ICP-AES分析により、結晶化酸化物薄膜に含まれる各元素の原子比がスパッタリングターゲットと同じであることを確認した。
基板温度:表6を参照
到達圧力:8.5×10-5Pa
雰囲気ガス:Arガス、O2ガス、H2Oガス(分圧は表6を参照)
スパッタ圧力(全圧):0.4Pa
投入電力:100W
S(基板)-T(ターゲット)距離:70mm
作製した薄膜トランジスタについて、電界効果移動度(μ)、S値及び閾値電圧(Vth)を評価した。半導体パラメーターアナライザー(ケースレーインスツルメンツ株式会社製4200SCS)を用い、室温、遮光環境下(シールドボックス内)で測定した。図18に実施例28の伝達特性の結果(ドレイン電圧は0.1、1.0、10V)を示す。ドレイン電圧10Vの素子について電界効果移動度、S値及び閾値電圧を評価した。その他の実施例についてもドレイン電圧(Vd)は10Vとして電界効果移動度、S値及び閾値電圧を評価した。結果を表6に示す。
ガラス基板上に成膜した薄膜についてX線回折測定装置(リガク製Ultima-III)により結晶構造を調べた。実施例28の薄膜堆積直後、及び加熱処理(アニール)後のX線チャートをそれぞれ図19に示す。
薄膜堆積直後は回折ピークが観測されず非晶質であることを確認した。また、加熱処理(アニール)後に回折ピークが観測され、結晶化していることが分かった。実施例28の加熱処理(アニール)後のX線チャートをそれぞれ図19に示す。
実施例29~33の実施例の薄膜についても実施例28と同様に薄膜堆積直後は非晶質であり、アニール後に酸化インジウムのビックスバイト構造のみが観測された。
装置:(株)リガク製SmartLab
X線:Cu-Kα線(波長1.5406Å、グラファイトモノクロメータにて単色化)
2θ-θ反射法、連続スキャン(1.0°/分)
サンプリング間隔:0.02°
スリット DS、SS:2/3°、RS:0.6mm
ガラス基板上に作製した実施例28の薄膜について、酸化物薄膜の薄膜堆積直後の表面をAFM装置(JSPM-4500、日本電子製)で20μm×20μm角のRrmsを測定したところ、1.8Åと非常に平坦であった。実施例29~33のRrmsも同様に測定した。結果を表6に示す。
ガラス基板上に作製した実施例28の薄膜について、SIM測定を実施した。装置は、日立製集束イオンビーム加工観察装置FB-2100を利用し、加速電圧は40kVである。
実施例28の加熱結晶化後の薄膜を分析した結果、平均結晶粒径は9.3μmであった。
酸化物半導体薄膜の平均結晶粒径は、35μm四方の枠内で観察される結晶粒それぞれの最大径を調べ、これらの粒径の平均値で求めた。実施例29~33の平均結晶粒径も同様に測定した。結果を表6に示す。
熱酸化膜シリコン基板上に作製した実施例28の薄膜について、断面TEM測定を実施した。装置は、日立製電界放出型透過電子顕微鏡HF-2100を利用し、加速電圧は200kVである。
実施例28のスパッタ成膜直後と加熱結晶化後の薄膜断面のTEM像を図20に示す(図20の観察倍率は、×50000であり、1μm四方で観察した視野のうち酸化物薄膜部分の一部拡大図である。)。
図20に示すようにスパッタ成膜直後の膜ではXRD同様に非晶質であった。
加熱結晶化後には、基板表面からサンプル表面にかけて柱状の結晶が配置している様子が観測された。
実施例29~33についても、加熱結晶化後の薄膜では基板表面からサンプル表面にかけて柱状の結晶が配置している様子が観測された。
熱酸化膜シリコン基板上に作製した実施例28の薄膜について、KFM測定を実施した。装置は、E-sweep 環境制御ユニット/NanoNavi プローブステーションを用いた。測定領域は25μm四方であり、室温で測定を行った。
実施例28の加熱結晶化した薄膜の表面電位プロファイルの結果を図21に示す。図21に示すように、実施例28の薄膜において、表面電位の最大値と最小値の電位差は19.54mVであり、30mV以下であった。実施例29~33の薄膜についても同様にKFM測定を実施した。いずれも25μm四方における表面電位の最大値と最小値の電位差は30mV以下であった。結果を表6に示す。
本発明の薄膜トランジスタは、表示装置、特に大面積のディスプレイ用として好適に用いることができる。
この明細書に記載の文献の内容を全てここに援用する。
Claims (17)
- 酸化物層と絶縁層からなる積層構造であって、
前記酸化物層のキャリア濃度が1018/cm3以下、平均結晶粒径が1μm以上であり、
前記酸化物層の結晶が、前記絶縁層の表面に柱状に配置していることを特徴とする積層構造。 - 前記酸化物層を構成する材料が、酸化インジウム、Gaをドープした酸化インジウム、Alをドープした酸化インジウム、Znをドープした酸化インジウム、及びSnをドープした酸化インジウムからなる群から選ばれることを特徴とする請求項1に記載の積層構造。
- 前記Gaをドープした酸化インジウムの原子比Ga/(Ga+In)が0.01~0.09であることを特徴とする請求項2に記載の積層構造。
- 前記Alをドープした酸化インジウムの原子比Al/(Al+In)が0.01~0.05であることを特徴とする請求項2に記載の積層構造。
- 酸化物層と絶縁層からなる積層構造の製造方法であって、
(1)絶縁層を設ける工程と
(2)前記絶縁層上に、20×20μm2におけるRrms(root-mean-square-roughness)=1.0~5.3Åの範囲となる様に酸化物薄膜を成膜する工程と
(3)得られた薄膜を150~500℃で加熱処理する工程と
を有することを特徴とする積層構造の製造方法。 - 前記酸化物層の成膜を、希ガス原子と、水分子、酸素分子及び亜酸化窒素分子から選ばれる一以上の分子とを含有する混合気体の雰囲気下において行うことを特徴とする請求項5に記載の積層構造の製造方法。
- 前記酸化物層の成膜を、希ガスと、少なくとも水とを含有する混合気体の雰囲気下において行うことを特徴とする請求項6に記載の積層構造の製造方法。
- 前記雰囲気中に含まれる水の割合が分圧比で0.1%~25%であることを特徴とする請求項7に記載の積層構造の製造方法。
- 前記酸化物層が、酸化インジウム、Gaをドープした酸化インジウム、Alをドープした酸化インジウム、Znをドープした酸化インジウム及びSnをドープした酸化インジウムからなる群から選ばれる材料からなることを特徴とする請求項5~8のいずれかに記載の積層構造の製造方法。
- 前記Gaをドープした酸化インジウムの原子比Ga/(Ga+In)が0.01~0.09であることを特徴とする請求項9に記載の積層構造の製造方法。
- 前記Alをドープした酸化インジウムの原子比Al/(Al+In)が0.01~0.05であることを特徴とする請求項9に記載の積層構造の製造方法。
- 前記工程(2)の酸化物層の成膜を、
真空チャンバー内に所定の間隔を置いて並設された3枚以上のターゲットに対向する位置に、基板を順次搬送し、前記各ターゲットに対して交流電源から負電位及び正電位を交互に印加する場合に、前記交流電源からの出力の少なくとも1つを、分岐して接続した2枚以上のターゲットの間で、電位を印加するターゲットの切替を行いながら、ターゲット上にプラズマを発生させて基板表面に成膜するスパッタリング方法で行うことを特徴とする請求項5~11のいずれかに記載の積層構造の製造方法。 - 前記交流電源の交流パワー密度を3W/cm2以上、20W/cm2以下とすることを特徴とする請求項12に記載の積層構造の製造方法。
- 前記交流電源の周波数が10kHz~1MHzであることを特徴とする請求項12又は13に記載の積層構造の製造方法。
- 請求項5~14のいずれかの製造方法により製造された積層構造。
- 請求項1~4及び15のいずれかに記載の積層構造中の酸化物層をチャネル層とし、
絶縁層をゲート絶縁膜とし、
該酸化物層上に少なくともSiNxを含有する保護膜を備えることを特徴とする薄膜トランジスタ。 - 請求項16に記載の薄膜トランジスタを備えることを特徴とする表示装置。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/881,032 US8785927B2 (en) | 2010-12-28 | 2011-12-27 | Laminate structure including oxide semiconductor thin film layer, and thin film transistor |
CN201180037647.6A CN103038889B (zh) | 2010-12-28 | 2011-12-27 | 具有氧化物半导体薄膜层的层叠结构以及薄膜晶体管 |
KR1020127028849A KR101258802B1 (ko) | 2010-12-28 | 2011-12-27 | 산화물 반도체 박막층을 갖는 적층 구조 및 박막 트랜지스터 |
EP11853221.7A EP2660868A4 (en) | 2010-12-28 | 2011-12-27 | LAMINATE STRUCTURE COMPRISING A THIN OXIDE SEMICONDUCTOR THIN FILM LAYER AND THIN FILM TRANSISTOR |
KR1020137003134A KR101436766B1 (ko) | 2010-12-28 | 2011-12-27 | 산화물 반도체 박막층을 갖는 적층 구조 및 박막 트랜지스터 |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-293799 | 2010-12-28 | ||
JP2010293799 | 2010-12-28 | ||
JP2011-083768 | 2011-04-05 | ||
JP2011083768 | 2011-04-05 | ||
JP2011-105718 | 2011-05-10 | ||
JP2011105718 | 2011-05-10 | ||
JP2011251792A JP5189674B2 (ja) | 2010-12-28 | 2011-11-17 | 酸化物半導体薄膜層を有する積層構造、積層構造の製造方法、薄膜トランジスタ及び表示装置 |
JP2011-251792 | 2011-11-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012090490A1 true WO2012090490A1 (ja) | 2012-07-05 |
Family
ID=46382623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2011/007307 WO2012090490A1 (ja) | 2010-12-28 | 2011-12-27 | 酸化物半導体薄膜層を有する積層構造及び薄膜トランジスタ |
Country Status (7)
Country | Link |
---|---|
US (1) | US8785927B2 (ja) |
EP (1) | EP2660868A4 (ja) |
JP (1) | JP5189674B2 (ja) |
KR (2) | KR101258802B1 (ja) |
CN (4) | CN103400751B (ja) |
TW (4) | TW201351662A (ja) |
WO (1) | WO2012090490A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105009298A (zh) * | 2013-03-08 | 2015-10-28 | 住友金属矿山株式会社 | 氧氮化物半导体薄膜 |
US9202928B2 (en) | 2013-09-30 | 2015-12-01 | Joled Inc. | Thin film semiconductor device and manufacturing method therefor |
US9318507B2 (en) | 2012-08-31 | 2016-04-19 | Kobe Steel, Ltd. | Thin film transistor and display device |
JP2017190528A (ja) * | 2012-10-18 | 2017-10-19 | 出光興産株式会社 | 酸化物半導体薄膜 |
WO2020196716A1 (ja) * | 2019-03-28 | 2020-10-01 | 出光興産株式会社 | 結晶酸化物薄膜、積層体及び薄膜トランジスタ |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012169344A (ja) * | 2011-02-10 | 2012-09-06 | Sony Corp | 薄膜トランジスタならびに表示装置および電子機器 |
US9153650B2 (en) | 2013-03-19 | 2015-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor |
JP2014192264A (ja) * | 2013-03-26 | 2014-10-06 | Nippon Hoso Kyokai <Nhk> | 薄膜トランジスタの製造方法 |
JP6139973B2 (ja) * | 2013-05-14 | 2017-05-31 | 出光興産株式会社 | 酸化物半導体薄膜及びその製造方法、並びに当該酸化物半導体薄膜を備えてなる薄膜トランジスタ |
TWI652822B (zh) | 2013-06-19 | 2019-03-01 | 日商半導體能源研究所股份有限公司 | 氧化物半導體膜及其形成方法 |
JP2015018959A (ja) * | 2013-07-11 | 2015-01-29 | 出光興産株式会社 | 酸化物半導体及び酸化物半導体膜の製造方法 |
CN105393360B (zh) * | 2013-07-16 | 2018-11-23 | 住友金属矿山株式会社 | 氧化物半导体薄膜和薄膜晶体管 |
TWI608523B (zh) | 2013-07-19 | 2017-12-11 | 半導體能源研究所股份有限公司 | Oxide semiconductor film, method of manufacturing oxide semiconductor film, and semiconductor device |
KR101498635B1 (ko) * | 2013-08-08 | 2015-03-04 | 주식회사 레이언스 | 이미지센서 및 이의 제조방법 |
KR102317297B1 (ko) | 2014-02-19 | 2021-10-26 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 산화물, 반도체 장치, 모듈, 및 전자 장치 |
US20150329371A1 (en) * | 2014-05-13 | 2015-11-19 | Semiconductor Energy Laboratory Co., Ltd. | Oxide, semiconductor device, module, and electronic device |
JP6416899B2 (ja) | 2014-06-03 | 2018-10-31 | シャープ株式会社 | 半導体装置およびその製造方法 |
JP6037239B2 (ja) * | 2014-09-12 | 2016-12-07 | 長州産業株式会社 | 透明導電膜、これを用いた装置または太陽電池、及び透明導電膜の製造方法 |
CN105425430B (zh) * | 2014-09-19 | 2018-11-16 | 群创光电股份有限公司 | 液晶显示面板及侦测其中液晶层与配向膜间离子所产生的电位的方法 |
JP2016201458A (ja) * | 2015-04-09 | 2016-12-01 | 出光興産株式会社 | 微結晶質酸化物半導体薄膜及びそれを用いた薄膜トランジスタ |
JP6097458B1 (ja) * | 2015-07-30 | 2017-03-15 | 出光興産株式会社 | 結晶質酸化物半導体薄膜、結晶質酸化物半導体薄膜の製造方法及び薄膜トランジスタ |
WO2018143073A1 (ja) * | 2017-02-01 | 2018-08-09 | 出光興産株式会社 | 結晶質酸化物半導体薄膜、積層体の製造方法、薄膜トランジスタ、薄膜トランジスタの製造方法、電子機器、車載用表示装置 |
US11454596B2 (en) | 2018-01-31 | 2022-09-27 | Northwestern University | Orientation determination and mapping by stage rocking electron channeling and imaging reconstruction |
JP7166866B2 (ja) * | 2018-10-03 | 2022-11-08 | キヤノン株式会社 | 配向性圧電体膜およびその製造方法、圧電体素子、並びに、液体吐出ヘッド |
CN112760603A (zh) * | 2019-11-01 | 2021-05-07 | 有研工程技术研究院有限公司 | 一种多孔柱状氧化铟气敏薄膜的制备方法 |
US20230085248A1 (en) * | 2021-08-30 | 2023-03-16 | Kennametal Inc. | Surface coated cutting tools |
CN114300554B (zh) * | 2021-11-17 | 2023-11-17 | 香港理工大学深圳研究院 | 一种仿生自适应视觉传感器及其制备方法 |
WO2023189004A1 (ja) * | 2022-03-30 | 2023-10-05 | 株式会社ジャパンディスプレイ | 酸化物半導体膜、薄膜トランジスタ、及び電子機器 |
WO2023189003A1 (ja) * | 2022-03-30 | 2023-10-05 | 株式会社ジャパンディスプレイ | 薄膜トランジスタ及び電子機器 |
WO2023189002A1 (ja) * | 2022-03-30 | 2023-10-05 | 株式会社ジャパンディスプレイ | 薄膜トランジスタ及び電子機器 |
WO2024029437A1 (ja) * | 2022-08-01 | 2024-02-08 | 株式会社ジャパンディスプレイ | 薄膜トランジスタおよび電子機器 |
WO2024029438A1 (ja) * | 2022-08-01 | 2024-02-08 | 株式会社ジャパンディスプレイ | 酸化物半導体膜、薄膜トランジスタ、および電子機器 |
CN117712261B (zh) * | 2024-02-02 | 2024-05-14 | 江西兆驰半导体有限公司 | Led及其制备方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000022189A (ja) * | 1998-01-23 | 2000-01-21 | Canon Inc | 酸化亜鉛層付基板、酸化亜鉛層の形成方法、光起電力素子及びその製造方法 |
JP2004137547A (ja) * | 2002-10-17 | 2004-05-13 | Tohoku Ricoh Co Ltd | 被膜部材および成膜方法 |
JP2009206508A (ja) * | 2008-01-31 | 2009-09-10 | Canon Inc | 薄膜トランジスタ及び表示装置 |
JP2010080936A (ja) * | 2008-08-28 | 2010-04-08 | Canon Inc | アモルファス酸化物半導体及び該アモルファス酸化物半導体を用いた薄膜トランジスタ |
JP2010123748A (ja) * | 2008-11-19 | 2010-06-03 | Toshiba Corp | 薄膜トランジスタ、その製造方法、表示装置及びその製造方法 |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6238808B1 (en) * | 1998-01-23 | 2001-05-29 | Canon Kabushiki Kaisha | Substrate with zinc oxide layer, method for producing zinc oxide layer, photovoltaic device, and method for producing photovoltaic device |
US6649824B1 (en) * | 1999-09-22 | 2003-11-18 | Canon Kabushiki Kaisha | Photoelectric conversion device and method of production thereof |
JP4090716B2 (ja) | 2001-09-10 | 2008-05-28 | 雅司 川崎 | 薄膜トランジスタおよびマトリクス表示装置 |
US7339187B2 (en) * | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP4166105B2 (ja) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | 半導体装置およびその製造方法 |
JP4780972B2 (ja) * | 2004-03-11 | 2011-09-28 | 株式会社アルバック | スパッタリング装置 |
US7211825B2 (en) * | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
EP1905874B1 (en) * | 2005-05-31 | 2013-03-27 | Kyocera Corporation | Complex containing array of acicular crystal, method for producing the same, photoelectric conversion element, light emitting element and capacitor |
KR20070048017A (ko) * | 2005-11-03 | 2007-05-08 | 엘지전자 주식회사 | 플라즈마 디스플레이 패널의 보호막 |
JP5376750B2 (ja) * | 2005-11-18 | 2013-12-25 | 出光興産株式会社 | 半導体薄膜、及びその製造方法、並びに薄膜トランジスタ、アクティブマトリックス駆動表示パネル |
JP4285524B2 (ja) | 2006-10-13 | 2009-06-24 | セイコーエプソン株式会社 | 電気光学装置及び電子機器 |
JP5116290B2 (ja) * | 2006-11-21 | 2013-01-09 | キヤノン株式会社 | 薄膜トランジスタの製造方法 |
TWI478347B (zh) | 2007-02-09 | 2015-03-21 | Idemitsu Kosan Co | A thin film transistor, a thin film transistor substrate, and an image display device, and an image display device, and a semiconductor device |
TWI487118B (zh) * | 2007-03-23 | 2015-06-01 | Idemitsu Kosan Co | Semiconductor device |
WO2008126492A1 (ja) * | 2007-04-05 | 2008-10-23 | Idemitsu Kosan Co., Ltd. | 電界効果型トランジスタ及び電界効果型トランジスタの製造方法 |
JP4759598B2 (ja) | 2007-09-28 | 2011-08-31 | キヤノン株式会社 | 薄膜トランジスタ、その製造方法及びそれを用いた表示装置 |
US20110006297A1 (en) * | 2007-12-12 | 2011-01-13 | Idemitsu Kosan Co., Ltd. | Patterned crystalline semiconductor thin film, method for producing thin film transistor and field effect transistor |
WO2009075281A1 (ja) | 2007-12-13 | 2009-06-18 | Idemitsu Kosan Co., Ltd. | 酸化物半導体を用いた電界効果型トランジスタ及びその製造方法 |
JP2009170494A (ja) * | 2008-01-11 | 2009-07-30 | Renesas Technology Corp | 半導体装置 |
WO2009122571A1 (ja) | 2008-04-01 | 2009-10-08 | 株式会社 東芝 | 情報記録再生装置 |
JP5135073B2 (ja) | 2008-06-18 | 2013-01-30 | 出光興産株式会社 | 有機薄膜トランジスタ |
US9269573B2 (en) | 2008-09-17 | 2016-02-23 | Idemitsu Kosan Co., Ltd. | Thin film transistor having crystalline indium oxide semiconductor film |
EP2253988A1 (en) | 2008-09-19 | 2010-11-24 | Christie Digital Systems USA, Inc. | A light integrator for more than one lamp |
JP2010093051A (ja) * | 2008-10-08 | 2010-04-22 | Fujitsu Microelectronics Ltd | 電界効果型半導体装置 |
JP5357515B2 (ja) | 2008-11-05 | 2013-12-04 | 株式会社神戸製鋼所 | 表示装置用Al合金膜、表示装置およびスパッタリングターゲット |
CN102197335A (zh) | 2008-11-05 | 2011-09-21 | 株式会社神户制钢所 | 显示装置用Al合金膜、显示装置和溅射靶 |
TWI536577B (zh) * | 2008-11-13 | 2016-06-01 | 半導體能源研究所股份有限公司 | 半導體裝置及其製造方法 |
TWI606593B (zh) * | 2008-11-28 | 2017-11-21 | 半導體能源研究所股份有限公司 | 半導體裝置和其製造方法 |
WO2010067571A1 (ja) * | 2008-12-12 | 2010-06-17 | 出光興産株式会社 | 複合酸化物焼結体及びそれからなるスパッタリングターゲット |
US8330156B2 (en) * | 2008-12-26 | 2012-12-11 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor with a plurality of oxide clusters over the gate insulating layer |
JP5644143B2 (ja) | 2009-03-25 | 2014-12-24 | 住友化学株式会社 | 塗布方法および有機エレクトロルミネッセンス素子の製造方法 |
US8654292B2 (en) * | 2009-05-29 | 2014-02-18 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and method for manufacturing the same |
JP5564331B2 (ja) * | 2009-05-29 | 2014-07-30 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
KR101810699B1 (ko) * | 2009-06-30 | 2018-01-25 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 제작 방법 |
KR20200031709A (ko) * | 2009-06-30 | 2020-03-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 제조 방법 |
WO2011004723A1 (en) * | 2009-07-10 | 2011-01-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method the same |
KR101895561B1 (ko) | 2009-11-13 | 2018-09-07 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 제작 방법 |
WO2011058913A1 (en) | 2009-11-13 | 2011-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
-
2011
- 2011-11-17 JP JP2011251792A patent/JP5189674B2/ja active Active
- 2011-12-27 CN CN201310258151.2A patent/CN103400751B/zh not_active Expired - Fee Related
- 2011-12-27 CN CN201310258582.9A patent/CN103354241B/zh active Active
- 2011-12-27 WO PCT/JP2011/007307 patent/WO2012090490A1/ja active Application Filing
- 2011-12-27 US US13/881,032 patent/US8785927B2/en active Active
- 2011-12-27 CN CN201310336580.7A patent/CN103474469B/zh active Active
- 2011-12-27 CN CN201180037647.6A patent/CN103038889B/zh active Active
- 2011-12-27 KR KR1020127028849A patent/KR101258802B1/ko active IP Right Grant
- 2011-12-27 KR KR1020137003134A patent/KR101436766B1/ko active IP Right Grant
- 2011-12-27 EP EP11853221.7A patent/EP2660868A4/en not_active Withdrawn
- 2011-12-28 TW TW102129388A patent/TW201351662A/zh unknown
- 2011-12-28 TW TW102129390A patent/TWI440188B/zh not_active IP Right Cessation
- 2011-12-28 TW TW102129389A patent/TWI430451B/zh active
- 2011-12-28 TW TW100149319A patent/TWI429089B/zh active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000022189A (ja) * | 1998-01-23 | 2000-01-21 | Canon Inc | 酸化亜鉛層付基板、酸化亜鉛層の形成方法、光起電力素子及びその製造方法 |
JP2004137547A (ja) * | 2002-10-17 | 2004-05-13 | Tohoku Ricoh Co Ltd | 被膜部材および成膜方法 |
JP2009206508A (ja) * | 2008-01-31 | 2009-09-10 | Canon Inc | 薄膜トランジスタ及び表示装置 |
JP2010080936A (ja) * | 2008-08-28 | 2010-04-08 | Canon Inc | アモルファス酸化物半導体及び該アモルファス酸化物半導体を用いた薄膜トランジスタ |
JP2010123748A (ja) * | 2008-11-19 | 2010-06-03 | Toshiba Corp | 薄膜トランジスタ、その製造方法、表示装置及びその製造方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP2660868A4 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9318507B2 (en) | 2012-08-31 | 2016-04-19 | Kobe Steel, Ltd. | Thin film transistor and display device |
JP2017190528A (ja) * | 2012-10-18 | 2017-10-19 | 出光興産株式会社 | 酸化物半導体薄膜 |
CN105009298A (zh) * | 2013-03-08 | 2015-10-28 | 住友金属矿山株式会社 | 氧氮化物半导体薄膜 |
US9202928B2 (en) | 2013-09-30 | 2015-12-01 | Joled Inc. | Thin film semiconductor device and manufacturing method therefor |
WO2020196716A1 (ja) * | 2019-03-28 | 2020-10-01 | 出光興産株式会社 | 結晶酸化物薄膜、積層体及び薄膜トランジスタ |
JP6853421B2 (ja) * | 2019-03-28 | 2021-03-31 | 出光興産株式会社 | 結晶酸化物薄膜、積層体及び薄膜トランジスタ |
CN113614276A (zh) * | 2019-03-28 | 2021-11-05 | 出光兴产株式会社 | 晶体氧化物薄膜、层叠体以及薄膜晶体管 |
KR20210144707A (ko) * | 2019-03-28 | 2021-11-30 | 이데미쓰 고산 가부시키가이샤 | 결정 산화물 박막, 적층체 및 박막 트랜지스터 |
KR102428977B1 (ko) | 2019-03-28 | 2022-08-03 | 이데미쓰 고산 가부시키가이샤 | 결정 산화물 박막, 적층체 및 박막 트랜지스터 |
CN113614276B (zh) * | 2019-03-28 | 2022-10-11 | 出光兴产株式会社 | 晶体氧化物薄膜、层叠体以及薄膜晶体管 |
Also Published As
Publication number | Publication date |
---|---|
EP2660868A1 (en) | 2013-11-06 |
TWI429089B (zh) | 2014-03-01 |
US8785927B2 (en) | 2014-07-22 |
TWI440188B (zh) | 2014-06-01 |
KR101436766B1 (ko) | 2014-11-03 |
TW201232787A (en) | 2012-08-01 |
CN103400751A (zh) | 2013-11-20 |
TW201351664A (zh) | 2013-12-16 |
CN103038889A (zh) | 2013-04-10 |
CN103038889B (zh) | 2014-12-24 |
TW201351663A (zh) | 2013-12-16 |
KR101258802B1 (ko) | 2013-04-26 |
JP5189674B2 (ja) | 2013-04-24 |
TW201351662A (zh) | 2013-12-16 |
JP2012253315A (ja) | 2012-12-20 |
CN103474469B (zh) | 2016-03-23 |
US20130221351A1 (en) | 2013-08-29 |
CN103474469A (zh) | 2013-12-25 |
CN103354241B (zh) | 2015-07-22 |
CN103400751B (zh) | 2015-04-08 |
KR20120124504A (ko) | 2012-11-13 |
KR20130088143A (ko) | 2013-08-07 |
CN103354241A (zh) | 2013-10-16 |
TWI430451B (zh) | 2014-03-11 |
EP2660868A4 (en) | 2014-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5189674B2 (ja) | 酸化物半導体薄膜層を有する積層構造、積層構造の製造方法、薄膜トランジスタ及び表示装置 | |
JP5301043B2 (ja) | 薄膜トランジスタ、その製造方法、及び表示装置 | |
JP6551414B2 (ja) | 酸化物半導体膜および半導体デバイス | |
JP6284710B2 (ja) | スパッタリングターゲット、酸化物半導体薄膜及びそれらの製造方法 | |
JP2014111818A (ja) | スパッタリングターゲット、酸化物半導体薄膜及びそれらの製造方法 | |
JP6178733B2 (ja) | 積層構造、その製造方法及び薄膜トランジスタ | |
JP5965107B2 (ja) | 薄膜トランジスタ | |
WO2018109970A1 (ja) | 半導体デバイスおよびその製造方法 | |
WO2017217007A1 (ja) | 半導体デバイスおよびその製造方法 | |
WO2023234163A1 (ja) | 積層構造及び薄膜トランジスタ | |
JP6470352B2 (ja) | 酸化物半導体薄膜 | |
WO2014034122A1 (ja) | スパッタリングターゲット | |
WO2014038204A1 (ja) | スパッタリングターゲット | |
TW202329392A (zh) | 結晶氧化物薄膜、積層體及薄膜電晶體 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180037647.6 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11853221 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20127028849 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011853221 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13881032 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |