WO2004064145A1 - Soiウエーハの製造方法及びsoiウエーハ - Google Patents
Soiウエーハの製造方法及びsoiウエーハ Download PDFInfo
- Publication number
- WO2004064145A1 WO2004064145A1 PCT/JP2003/016796 JP0316796W WO2004064145A1 WO 2004064145 A1 WO2004064145 A1 WO 2004064145A1 JP 0316796 W JP0316796 W JP 0316796W WO 2004064145 A1 WO2004064145 A1 WO 2004064145A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- oxide film
- thickness
- soi
- buried oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
Definitions
- the present invention relates to a method for manufacturing an SOI wafer having an SOI (Silicon insul nator) structure in which a silicon layer is formed on an insulator, and an S ⁇ I wafer manufactured by the method.
- SOI Silicon insul nator
- SOI wafers which have an SOI structure in which a silicon layer (SOI layer) is formed on an insulator, excel in high-speed, low power consumption, high withstand voltage, environmental resistance, etc. of devices.
- SOI layer silicon layer
- Typical manufacturing methods for this SOI wafer include the SIMOX method, in which oxygen ions are implanted into a silicon wafer at a high concentration and then heat treated at a high temperature to form an oxide film inside the wafer.
- the bonding method is a bonding method for forming a SOI layer; an oxide film is formed on at least one of the wafer and the base wafer serving as a supporting substrate, and the bond wafer and the base wafer are bonded via the oxide film. Later, by reducing the thickness of the bond wafer, a method of manufacturing an SOI wafer in which an SOI layer is formed on a buried oxide film that is an insulator. .
- the manufacturing method of the SOI wafer using this bonding method is also called a grinding and polishing method, a PAC, a plasma-assisted chemical etching method, and an ion implantation delamination method (smart cut (registered trademark) method).
- Patent No. 30482801-), ELT RAN method, etc. are known (Silicon Science, edited by UCS Semiconductor Technology Research Group, Realize Inc., p.44-3 — 49) 6).
- the ion implantation separation method will be described with reference to FIG. First, Prepare two silicon wafers, silicon wafer 11 and bondue wafer 12 (step (a ')). Next, after an oxide film 13 is formed on at least one of these wafers (in this case, a pond wafer) (step (b ′)), hydrogen ions or rare gas ions are implanted into the bond wafer 12. An ion-implanted layer 14 is formed inside the bond wafer 12 (step (c ′)). Then, after bonding the surface of the bonded wafer 12 with the implanted ion to the base wafer 11 via the oxide film 13 (step (d ')), the ion-implanted layer 14 is subjected to a peeling heat treatment.
- the thin film is formed by peeling the bonder 12 to form the S ⁇ I layer 15 (step (e ′)), and then the bonding between the wafers is further strengthened.
- the SOI wafer 16 can be manufactured by applying a bonding heat treatment or a mirror polishing called a touch polish with an extremely small polishing allowance (process ( ⁇ ′)).
- the polishing allowance is not uniform.
- an SII layer is formed by an ion implantation delamination method, a bonding heat treatment is performed, and a mirror polishing is performed.
- a technique for performing high-temperature heat treatment in a hydrogen or Ar atmosphere to reduce the surface roughness and crystal defects of the SII layer of the SIII wafer without polishing is disclosed. .
- SOI wafers with thin buried oxide films have improved the crystallinity of SOI layers. It has been demanded.
- An oxide film to be formed on at least one of the bond wafer and the base wafer is formed so as to have the same thickness as a desired buried oxide film, and then the wafers are bonded together to manufacture an SOI wafer. I have.
- an SOI layer having a buried oxide film As shown in Fig. 3, when the wafer is manufactured and subjected to a delamination heat treatment after bonding the wafers, a silicon oxide layer 32 and an SOI layer 33 laminated on the base wafer 31 are formed. In many cases, pre-stars 34 and voids 35 were generated in the I-Ehwa and unbonded portions were formed. Then, as the thickness of the embedded oxide film of the S • I wafer becomes thinner, such prestar voids are more likely to be generated, and it is difficult to obtain a good product and the yield is deteriorated.
- the thickness of the buried oxide film formed on the S ⁇ I ⁇ wafer will further decrease from lOOnm to 50 nm or the like. Therefore, it is desired to produce SOI wafers at a high yield without generating prestars and voids even if the thickness of the buried oxide film is reduced.
- crystallinity of the SOI layer formed on the SOI wafer by the above-mentioned bonding method is better than that of the SIMOX method, crystal defects called HF defects and Secco defects that appear by etching are completely eliminated. This is not the case, and further improvement in crystallinity is desired. Disclosure of the invention
- an object of the present invention is to prevent the occurrence of prestar and void even when the thickness of the buried oxide film is reduced, and to make the crystallinity of the SOI layer extremely high.
- a method of manufacturing an SOI wafer having a SOI layer formed on a buried oxide film by laminating the bond wafer after bonding the bond wafer and the base wafer via an oxide film, wherein the bond wafer and the base wafer are bonded together.
- the total thickness of the oxide film formed on at least one of the surfaces is at least one of the buried oxide films of the SOI wafer to be manufactured.
- the bond wafer and the base wafer are bonded through the formed oxide film, and then the bond wafer is thinned to form a so-layer, and thereafter, Obtained lamination
- a method for manufacturing an S ⁇ I wafer is provided, wherein the wafer is subjected to a heat treatment to reduce the thickness of the buried oxide film.
- the wafers are bonded to each other, and then the bond wafer is thinned to form an SOI layer.
- the thickness of the buried oxide film is adjusted to a desired thickness by performing a heat treatment on the wafer to reduce the thickness of the buried oxide film.
- I ⁇ A wafer can be manufactured with high yield.
- the portion where the film thickness is reduced is reduced to a silicon layer having good crystallinity, and further, the silicon layer having good crystallinity during the heat treatment. Since the SII layer grows as a solid layer by using as a seed, an SOI layer with extremely good crystallinity can be obtained.
- the thickness of the SOI layer formed by thinning the bond wafer is 500 nm or less.
- the thickness of the SOI layer is greater than 500 nm, the reduction in the thickness of the buried oxide film is small even if a subsequent heat treatment is performed to reduce the thickness of the buried oxide film. It is necessary to perform heat treatment for a long time in order to obtain an oxide film.However, by reducing the thickness of the SOI layer to 50 O nm or less by thinning the bond wafer, heat treatment for reducing the thickness of the oxide film can be performed. This can be performed efficiently, and the buried oxide film can be reduced to a desired thickness in a short time.
- the heat treatment for reducing the thickness of the buried oxide film is preferably performed at a temperature of 100 ° C. or more in an atmosphere of hydrogen gas, argon gas, or a mixed gas thereof.
- the thickness of the oxide film can be effectively reduced, and a buried oxide film having a desired thin thickness can be reliably obtained.
- the heat treatment for reducing the thickness of the buried oxide film is performed so that the thickness of the buried oxide film can be reduced to 10 Onm or less.
- hydrogen ions or rare gas ions are implanted into the surface layer of the bond wafer to form an ion-implanted layer, and the ion-implanted surface of the bond wafer is cleaned.
- the bond wafer is peeled off by the formed ion-implanted layer to be thinned.
- the present invention is very effective when thinning the bond wafer by the ion implantation delamination method, and by performing the thinning by the ion implantation delamination method, the uniformity of the film thickness of the SOI layer is also high. You can get SOI ⁇ eha.
- a sacrificial oxidation process is further performed after the heat treatment for reducing the thickness of the buried oxide film.
- a thermal oxide film is further formed on the SOI layer, and the oxide film is removed.
- the damaged layer formed on the surface of the wafer can be removed, and the thickness of the SII layer can be adjusted while further improving the crystal quality of the SOI layer.
- an SOI wafer manufactured by the method for manufacturing an SOI wafer according to the present invention.
- the SOI wafer manufactured by the method of manufacturing an SOI wafer according to the present invention has no prestar and void even when the buried oxide film is thin, and the crystallinity of the SOI layer is extremely good. It can be.
- FIG. 2 is a flow chart showing a method of manufacturing an S 0 I wafer by a conventional ion implantation separation method.
- FIG. 3 is a schematic explanatory diagram schematically illustrating a void and a prestar generated in the SOI wafer. ⁇
- Figure 4 shows the relationship between the heat treatment time of the heat treatment to reduce the thickness of the buried oxide film and the amount of reduction in the thickness of the buried oxide film, and the thickness of the SOI layer formed on the bonded wafer and the reduction in the thickness of the buried oxide film. It is the graph which showed the relationship of quantity.
- the present inventors have conducted intensive studies and studies on a method for manufacturing an SOI wafer having a thin buried oxide film and a good crystallinity of an SOI layer without generating a prestar void.
- the bonding method when fabricating an SOI wafer by the bonding method, the total thickness of the oxide film formed on the surface of at least one of the two wafers is reduced by the buried oxide film of the manufactured SOI wafer.
- the wafers are bonded together, then thinned to form an SOI layer, and then the resulting bonded wafer is subjected to a heat treatment.
- the thickness of the buried oxide film The inventors have found that the thickness can be reduced to a desired thickness of 100 nm or less without generating any voids, and that the crystallinity of the SOI layer also becomes extremely good, thereby completing the invention.
- FIG. 1 is a flowchart showing an example of a method for manufacturing an SOI wafer by the ion implantation separation method according to the present invention.
- step (a) two silicon mirror surfaces are prepared.
- one wafer is a base wafer 1 serving as a support substrate meeting the device specifications, and the other wafer is a bond wafer 2 serving as an SOI layer.
- step (b) a thermal oxidation treatment is performed on at least one of the wafers, here the bond wafer 2, to form an oxide film 3 on the surface thereof.
- the thickness of the oxide film formed on the surface of the bond wafer is, for example, lOO nm so as to be larger than the thickness of the buried oxide film that the SOI wafer should have when the SOI wafer is finally manufactured.
- An oxide film is formed so as to have the above thickness.
- the wafer for forming the oxide film is not limited to the bond wafer, and may be formed on the base wafer or on both the base wafer and the bond wafer.
- the total thickness of the oxide film formed on the surfaces of both the wafers will eventually be the desired thickness of the embedded oxide film of the SOI wafer.
- the oxide film is formed so as to be thicker than the thickness.
- step (c) hydrogen ions in the surface layer of Bondueha 2 to form an oxide film 3 on the surface (H + ions, H first ion, H 2 + ions, etc.) by injecting an average of I O emissions
- An ion implantation layer 4 is formed parallel to the surface of the wafer at the penetration depth.
- the ions implanted into the bond wafer 2 may be rare gas ions or a mixture of hydrogen and rare gas ions.
- step (d) the surface of the bond wafer 2 on which the hydrogen ions have been implanted is overlapped and adhered to the base wafer 1 via the oxide film 3.
- the wafers can be bonded together without using an adhesive or the like.
- step ( e ) the bond wafer is thinned to form the SII layer 5.
- Bonding wafer 2 is formed into a thin film by, for example, applying a delamination heat treatment at a temperature of about 500 ° C. or more in an inert gas atmosphere and using the ion-implanted layer 4 formed on the bonding wafer 2 by the above-described hydrogen ion implantation as a boundary surface. It can be easily performed by peeling off. At this time, in the present invention, since the buried oxide film is formed thick in advance, the generation of voids and prestars due to degassing is suppressed.
- the peeling heat treatment can be omitted by performing plasma treatment on the wafer surface before bonding and activating the wafer before bonding.
- the SOI layer can be formed with a high precision so as to have a desired thickness by performing touch-borishing after peeling off the bond wafer with the ion-implanted layer.
- the thickness of the buried oxide film of the S SI ⁇ wafer finally obtained is determined by the product standard, but in the present invention, it can be made less than 10011 m, and furthermore, less than 50 nm. is there.
- the heat treatment conditions for the heat treatment for reducing the thickness of the oxide film can be determined as needed, and are not particularly limited. For example, hydrogen gas, argon gas, or a mixture gas of 100
- the heating is performed at a temperature of 0 ° C. or higher, preferably 110 ° C. or higher, and more preferably 115 ° C. or higher.
- the thickness of the oxide film under such heat treatment conditions By performing a heat treatment to reduce the thickness, the thickness of the buried oxide film can be effectively reduced, and a buried oxide film having a thickness of less than 100 ⁇ m, such as 100 to 80 nm, can be easily obtained.
- the bonding force between wafers can be increased to produce a firmly bonded SOI wafer.
- a heat treatment was performed to reduce the thickness of the buried oxide film with a heat treatment time of 1 hour or 0.4 hours at C, and then the amount of reduction in the thickness of the buried oxide film under each heat treatment condition was measured.
- the thickness reduction of the buried oxide film was measured by measuring the thickness of the buried oxide film of the bonded wafer before and after the heat treatment using a multilayer spectroscopic ellipsometer (manufactured by SOP RA). .
- the thickness of the buried oxide film is reduced by heat treatment by reducing the thickness of the SOI layer formed on the buried oxide film from 846 nm to 2977 ⁇ .
- the amount can be increased.
- the thickness of the S SI layer formed on the buried oxide film is larger than 500 nm, even if the heat treatment for reducing the thickness of the oxide film is performed, the amount of decrease in the thickness of the buried oxide film is reduced.
- the small size requires a long heat treatment to obtain a buried oxide film having a desired thickness. Therefore, it is preferable that the thickness of the SOI layer formed by thinning the bond wafer be 500 nm or less, thereby reducing the thickness of the buried oxide film.
- the heat treatment can be performed efficiently, and the buried oxide film can be reduced to a desired thickness in a short time.
- a so-called sacrificial oxidation is performed in which a thermal oxide film is formed on the SOI layer after the heat treatment for reducing the thickness of the buried oxide film, and the oxide film is removed.
- a treatment is performed.
- a heat treatment in an oxidizing atmosphere is performed to form an oxide film on the surface of the SII layer, and then the oxide film formed on the surface of the SOI layer is removed.
- the oxide film may be removed by, for example, etching with an aqueous solution containing HF. If etching is carried out with an aqueous solution containing HF, only the oxide film is removed by etching, and a SOI wafer with no contaminants such as damaging heavy metals removed by sacrificial oxidation can be obtained.
- the damage layer generated on the surface of the SOI wafer by ion implantation can be reliably removed, and the crystal quality of the SOI layer can be further improved. Since the thickness of the SOI layer can be adjusted while increasing the thickness, it is possible to manufacture a higher quality S ⁇ I ⁇ wafer.
- an SOI wafer By manufacturing an SOI wafer by the above-described method, it is possible to manufacture a SOI wafer with a reduced yield of a buried oxide film to a desired thickness by suppressing the generation of a prestar board and at a high yield. . Also, since the thickness of the buried oxide film is reduced by a heat treatment for reducing the thickness of the oxide film, the reduced thickness portion is reduced to a silicon layer having good crystallinity, and the crystallinity thereof is improved. Since the SOI layer is grown as a solid layer using the silicon layer as a seed, an SOI layer with extremely good crystallinity can be obtained.
- the present invention will be described more specifically with reference to Examples and Comparative Examples, but the present invention is not limited thereto.
- one silicon wafer to be a bond wafer is subjected to thermal oxidation to form an oxide film with a thickness of 100 nm on the surface of the wafer, and then hydrogen is injected into the silicon wafer at an implantation energy of 53 keV. Ions were implanted (dose amount: 5.5 ⁇ 10 16 / cm 2 ) to form an ion-implanted layer. Then, after bonding the bond wafer and the base wafer via the oxide film, the wafer is subjected to a peeling heat treatment at 500 ° C. for 30 minutes in a nitrogen gas atmosphere to be peeled at the ion-implanted layer, thereby removing the SOI layer. A wafer was prepared. The obtained bonded wafer was subjected to touch polishing with a polishing allowance of 60 nm to form an SOI layer having a thickness of 320 ⁇ .
- a mirror-polished silicon wafer having a diameter of 200 mm was prepared, and an SOI wafer having a buried oxide film having a thickness of 30 nm as a product standard was manufactured by an ion implantation separation method.
- a bond oxide was thermally oxidized to form an oxide film with a thickness of 80 nm on the surface of the wafer, and then hydrogen ions were implanted into the silicon wafer at an implantation energy of 50 keV ( Dose amount: 5.5 ⁇ 10 16 / cm 2 ), and an ion-implanted layer was formed. Then, after bonding the bond wafer and the base wafer having an oxide film with a thickness of 20 nm on the surface via the oxide film, a peeling heat treatment of 30 minutes at 50.0 ° C. in a nitrogen gas atmosphere is performed. As a result, the wafer was peeled off at the ion-implanted layer to produce a wafer having an SOI layer. The obtained bonded wafer was subjected to touch polishing with a polishing allowance of 60 nm to form an SII layer having a thickness of 320 nm.
- the bonded wafer was subjected to a heat treatment to reduce the thickness of the oxide film at 1200 ° C for 14 hours in an argon gas atmosphere to reduce the thickness of the buried oxide film by 70 ⁇ ⁇ .
- a heat treatment to reduce the thickness of the oxide film at 1200 ° C for 14 hours in an argon gas atmosphere to reduce the thickness of the buried oxide film by 70 ⁇ ⁇ .
- an SOI wafer having a buried oxide film having a thickness of 30 nm was manufactured.
- Two mirror-polished silicon wafers each having a diameter of 20 O mm were prepared, and the thickness was 80 nm (comparative example 1) as a product standard by the ion implantation peeling method.
- An SOI wafer having a buried oxide film having a thickness of O nm (Comparative Example 2) was manufactured. First, a thermal oxidation was performed on each of the bonders to form an oxide film with a thickness of 80 nm (Comparative Example 1) and a thickness of 30 nm (Comparative Example 2) on the surface of each wafer.
- Hydrogen ions were implanted into the silicon wafer of Comparative Example 1 with an implantation energy of 50 keV and the silicon wafer of Comparative Example 2 with an implantation energy of 44 keV (dose amount: 5 5 ⁇ 10 16 Z cm 2 ) to form an ion injection layer. Then, after bonding the bond wafer and the base wafer having no oxide film on the surface via the oxide film, ion-implantation is performed by performing a stripping heat treatment at 500 ° C. for 30 minutes in a nitrogen gas atmosphere. By peeling off the layer, a wafer having an SOI layer was produced. Each of the obtained bonded substrates was subjected to touch polishing with a polishing allowance of 60 nm to form an SOI layer having a thickness of 320 nm.
- a bonding heat treatment for further increasing the bonding strength between the bond wafer and the base wafer may be performed, thereby obtaining an SOI wafer in which the wafers are more firmly bonded to each other. it can .
- the bond wafer is thinned by the ion implantation delamination method.
- the present invention is not limited to this.
- the grinding and polishing method or the PACE method is used. Can be similarly applied.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- High Energy & Nuclear Physics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Element Separation (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP03768276A EP1583145A4 (en) | 2003-01-10 | 2003-12-25 | PROCESS FOR PRODUCING SOI WAFER AND SOI WAFER |
| US10/507,175 US20050118789A1 (en) | 2003-01-10 | 2003-12-25 | Method of producing soi wafer and soi wafer |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003-004833 | 2003-01-10 | ||
| JP2003004833A JP4407127B2 (ja) | 2003-01-10 | 2003-01-10 | Soiウエーハの製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2004064145A1 true WO2004064145A1 (ja) | 2004-07-29 |
Family
ID=32708980
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2003/016796 Ceased WO2004064145A1 (ja) | 2003-01-10 | 2003-12-25 | Soiウエーハの製造方法及びsoiウエーハ |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20050118789A1 (enExample) |
| EP (1) | EP1583145A4 (enExample) |
| JP (1) | JP4407127B2 (enExample) |
| TW (1) | TW200416813A (enExample) |
| WO (1) | WO2004064145A1 (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008004591A1 (en) * | 2006-07-04 | 2008-01-10 | Sumco Corporation | Method for producing bonded wafer |
| EP1818971A4 (en) * | 2004-11-30 | 2008-01-23 | Shinetsu Handotai Kk | METHOD FOR PRODUCING A DIRECT CONTACT WAFER AND DIRECT CONTACT WAFER |
Families Citing this family (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5054509B2 (ja) * | 2004-02-25 | 2012-10-24 | ソワテク | 光検出装置 |
| JP5183874B2 (ja) * | 2004-12-28 | 2013-04-17 | 信越化学工業株式会社 | Soiウエーハの製造方法 |
| WO2007074552A1 (ja) * | 2005-12-27 | 2007-07-05 | Shin-Etsu Chemical Co., Ltd. | Soiウェーハの製造方法及びsoiウェーハ |
| JP2007243038A (ja) * | 2006-03-10 | 2007-09-20 | Sumco Corp | 貼り合わせウェーハ及びその製造方法 |
| JP4820801B2 (ja) * | 2006-12-26 | 2011-11-24 | 株式会社Sumco | 貼り合わせウェーハの製造方法 |
| CN101548369B (zh) * | 2006-12-26 | 2012-07-18 | 硅绝缘体技术有限公司 | 制造绝缘体上半导体结构的方法 |
| FR2910702B1 (fr) * | 2006-12-26 | 2009-04-03 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat mixte |
| SG144092A1 (en) * | 2006-12-26 | 2008-07-29 | Sumco Corp | Method of manufacturing bonded wafer |
| DE602006017906D1 (de) * | 2006-12-26 | 2010-12-09 | Soitec Silicon On Insulator | Verfahren zum herstellen einer halbleiter-auf-isolator-struktur |
| WO2008096194A1 (en) | 2007-02-08 | 2008-08-14 | S.O.I.Tec Silicon On Insulator Technologies | Method of fabrication of highly heat dissipative substrates |
| WO2008105101A1 (ja) * | 2007-02-28 | 2008-09-04 | Shin-Etsu Chemical Co., Ltd. | 貼り合わせ基板の製造方法および貼り合わせ基板 |
| KR101431780B1 (ko) | 2007-03-19 | 2014-09-19 | 소이텍 | 패턴화된 얇은 soi |
| JP5135935B2 (ja) * | 2007-07-27 | 2013-02-06 | 信越半導体株式会社 | 貼り合わせウエーハの製造方法 |
| JP2011504655A (ja) * | 2007-11-23 | 2011-02-10 | エス. オー. アイ. テック シリコン オン インシュレーター テクノロジーズ | 精密な酸化物の溶解 |
| JP5466410B2 (ja) * | 2008-02-14 | 2014-04-09 | 信越化学工業株式会社 | Soi基板の表面処理方法 |
| US8148242B2 (en) * | 2008-02-20 | 2012-04-03 | Soitec | Oxidation after oxide dissolution |
| JP5263509B2 (ja) * | 2008-09-19 | 2013-08-14 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
| FR2938118B1 (fr) | 2008-10-30 | 2011-04-22 | Soitec Silicon On Insulator | Procede de fabrication d'un empilement de couches minces semi-conductrices |
| FR2938119B1 (fr) * | 2008-10-30 | 2011-04-22 | Soitec Silicon On Insulator | Procede de detachement de couches semi-conductrices a basse temperature |
| JP5493345B2 (ja) * | 2008-12-11 | 2014-05-14 | 信越半導体株式会社 | Soiウェーハの製造方法 |
| FR2941324B1 (fr) * | 2009-01-22 | 2011-04-29 | Soitec Silicon On Insulator | Procede de dissolution de la couche d'oxyde dans la couronne d'une structure de type semi-conducteur sur isolant. |
| FR2964495A1 (fr) * | 2010-09-02 | 2012-03-09 | Soitec Silicon On Insulator | Procede de fabrication d'une structure seoi multiple comportant une couche isolante ultrafine |
| FR2972564B1 (fr) | 2011-03-08 | 2016-11-04 | S O I Tec Silicon On Insulator Tech | Procédé de traitement d'une structure de type semi-conducteur sur isolant |
| JP5802436B2 (ja) | 2011-05-30 | 2015-10-28 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
| US8653596B2 (en) * | 2012-01-06 | 2014-02-18 | International Business Machines Corporation | Integrated circuit including DRAM and SRAM/logic |
| US8994085B2 (en) | 2012-01-06 | 2015-03-31 | International Business Machines Corporation | Integrated circuit including DRAM and SRAM/logic |
| FR2998418B1 (fr) * | 2012-11-20 | 2014-11-21 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat de type semi-conducteur sur isolant |
| JP5780234B2 (ja) | 2012-12-14 | 2015-09-16 | 信越半導体株式会社 | Soiウェーハの製造方法 |
| FR3003684B1 (fr) * | 2013-03-25 | 2015-03-27 | Soitec Silicon On Insulator | Procede de dissolution d'une couche de dioxyde de silicium. |
| FR3034565B1 (fr) * | 2015-03-30 | 2017-03-31 | Soitec Silicon On Insulator | Procede de fabrication d'une structure presentant une couche dielectrique enterree d'epaisseur uniforme |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10242154A (ja) * | 1997-02-24 | 1998-09-11 | Mitsubishi Materials Shilicon Corp | 薄膜半導体基板の表面処理方法 |
| WO2000024059A1 (fr) * | 1998-10-16 | 2000-04-27 | Shin-Etsu Handotai Co., Ltd. | Procede de production de tranche soi utilisant un procede de separation d'implantation d'ions hydrogene et tranche soi produite a l'aide du procede |
| WO2001015215A1 (fr) * | 1999-08-20 | 2001-03-01 | S.O.I.Tec Silicon On Insulator Technologies | Procede de traitement de substrats pour la micro-electronique et substrats obtenus par ce procede |
| WO2001028000A1 (en) * | 1999-10-14 | 2001-04-19 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing soi wafer, and soi wafer |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2777115B1 (fr) * | 1998-04-07 | 2001-07-13 | Commissariat Energie Atomique | Procede de traitement de substrats semi-conducteurs et structures obtenues par ce procede |
| JPH11307472A (ja) * | 1998-04-23 | 1999-11-05 | Shin Etsu Handotai Co Ltd | 水素イオン剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
| JP3395661B2 (ja) * | 1998-07-07 | 2003-04-14 | 信越半導体株式会社 | Soiウエーハの製造方法 |
| JP4273540B2 (ja) * | 1998-07-21 | 2009-06-03 | 株式会社Sumco | 貼り合わせ半導体基板及びその製造方法 |
| US6566233B2 (en) * | 1999-12-24 | 2003-05-20 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing bonded wafer |
| FR2816445B1 (fr) * | 2000-11-06 | 2003-07-25 | Commissariat Energie Atomique | Procede de fabrication d'une structure empilee comprenant une couche mince adherant a un substrat cible |
| JP2003204048A (ja) * | 2002-01-09 | 2003-07-18 | Shin Etsu Handotai Co Ltd | Soiウエーハの製造方法及びsoiウエーハ |
| KR100511656B1 (ko) * | 2002-08-10 | 2005-09-07 | 주식회사 실트론 | 나노 에스오아이 웨이퍼의 제조방법 및 그에 따라 제조된나노 에스오아이 웨이퍼 |
| US7129123B2 (en) * | 2002-08-27 | 2006-10-31 | Shin-Etsu Handotai Co., Ltd. | SOI wafer and a method for producing an SOI wafer |
| JP2004193515A (ja) * | 2002-12-13 | 2004-07-08 | Shin Etsu Handotai Co Ltd | Soiウエーハの製造方法 |
| JP2004247610A (ja) * | 2003-02-14 | 2004-09-02 | Canon Inc | 基板の製造方法 |
| US7176528B2 (en) * | 2003-02-18 | 2007-02-13 | Corning Incorporated | Glass-based SOI structures |
| FR2855908B1 (fr) * | 2003-06-06 | 2005-08-26 | Soitec Silicon On Insulator | Procede d'obtention d'une structure comprenant au moins un substrat et une couche ultramince |
| US7052978B2 (en) * | 2003-08-28 | 2006-05-30 | Intel Corporation | Arrangements incorporating laser-induced cleaving |
| US7018484B1 (en) * | 2005-02-09 | 2006-03-28 | Translucent Inc. | Semiconductor-on-insulator silicon wafer and method of formation |
-
2003
- 2003-01-10 JP JP2003004833A patent/JP4407127B2/ja not_active Expired - Fee Related
- 2003-12-25 US US10/507,175 patent/US20050118789A1/en not_active Abandoned
- 2003-12-25 EP EP03768276A patent/EP1583145A4/en not_active Withdrawn
- 2003-12-25 WO PCT/JP2003/016796 patent/WO2004064145A1/ja not_active Ceased
-
2004
- 2004-01-07 TW TW093100368A patent/TW200416813A/zh not_active IP Right Cessation
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10242154A (ja) * | 1997-02-24 | 1998-09-11 | Mitsubishi Materials Shilicon Corp | 薄膜半導体基板の表面処理方法 |
| WO2000024059A1 (fr) * | 1998-10-16 | 2000-04-27 | Shin-Etsu Handotai Co., Ltd. | Procede de production de tranche soi utilisant un procede de separation d'implantation d'ions hydrogene et tranche soi produite a l'aide du procede |
| WO2001015215A1 (fr) * | 1999-08-20 | 2001-03-01 | S.O.I.Tec Silicon On Insulator Technologies | Procede de traitement de substrats pour la micro-electronique et substrats obtenus par ce procede |
| WO2001028000A1 (en) * | 1999-10-14 | 2001-04-19 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing soi wafer, and soi wafer |
Non-Patent Citations (1)
| Title |
|---|
| See also references of EP1583145A4 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1818971A4 (en) * | 2004-11-30 | 2008-01-23 | Shinetsu Handotai Kk | METHOD FOR PRODUCING A DIRECT CONTACT WAFER AND DIRECT CONTACT WAFER |
| US7521334B2 (en) | 2004-11-30 | 2009-04-21 | Shin-Etsu Handotai Co., Ltd. | Method for producing direct bonded wafer and direct bonded wafer |
| WO2008004591A1 (en) * | 2006-07-04 | 2008-01-10 | Sumco Corporation | Method for producing bonded wafer |
| JP2008016534A (ja) * | 2006-07-04 | 2008-01-24 | Sumco Corp | 貼り合わせウェーハの製造方法 |
| US8048769B2 (en) | 2006-07-04 | 2011-11-01 | Sumco Corporation | Method for producing bonded wafer |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI310962B (enExample) | 2009-06-11 |
| JP4407127B2 (ja) | 2010-02-03 |
| US20050118789A1 (en) | 2005-06-02 |
| EP1583145A4 (en) | 2008-01-02 |
| TW200416813A (en) | 2004-09-01 |
| JP2004221198A (ja) | 2004-08-05 |
| EP1583145A1 (en) | 2005-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2004064145A1 (ja) | Soiウエーハの製造方法及びsoiウエーハ | |
| KR100614120B1 (ko) | Soi웨이퍼의 제조방법 및 이 방법으로 제조된 soi웨이퍼 | |
| US7091107B2 (en) | Method for producing SOI wafer and SOI wafer | |
| TWI492275B (zh) | The method of manufacturing the bonded substrate | |
| US7977209B2 (en) | Method for manufacturing SOI substrate | |
| JP3900741B2 (ja) | Soiウェーハの製造方法 | |
| CN1473361A (zh) | 制造含有粘接于-目标基片上的-薄层的-叠置结构的方法 | |
| JPH11307747A (ja) | Soi基板およびその製造方法 | |
| WO2007094233A1 (ja) | Soi基板およびsoi基板の製造方法 | |
| CN104701239B (zh) | 半导体衬底的制造方法 | |
| WO2003049189A1 (en) | Pasted wafer and method for producing pasted wafer | |
| CN105190835B (zh) | 混合基板的制造方法和混合基板 | |
| JP2008021992A (ja) | 接合界面安定化のための熱処理 | |
| CN100539025C (zh) | 制备半导体衬底的方法 | |
| WO2007074550A1 (ja) | Soiウェーハの製造方法及びsoiウェーハ | |
| JP2003224247A (ja) | Soiウエーハ及びsoiウエーハの製造方法 | |
| KR20090042139A (ko) | 반도체 기판의 제조 방법 | |
| JP2018085536A (ja) | 多層半導体デバイス作製時の低温層転写方法 | |
| CN101188190A (zh) | Soq基板以及soq基板的制造方法 | |
| CN102224568B (zh) | 贴合晶片的制造方法 | |
| JP2008177531A (ja) | ダブルプラズマutbox | |
| JP2009295667A (ja) | 貼り合わせウェーハの製造方法 | |
| WO2010137683A1 (ja) | Soi基板の製造方法 | |
| JP5135713B2 (ja) | 半導体基板の製造方法 | |
| JP2012204439A (ja) | 貼合せsoiウェーハの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN KR SG US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 10507175 Country of ref document: US |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2003768276 Country of ref document: EP |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWP | Wipo information: published in national office |
Ref document number: 2003768276 Country of ref document: EP |