US20210226061A1 - Semiconductor device and manufacturing method thereof - Google Patents
Semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- US20210226061A1 US20210226061A1 US17/223,278 US202117223278A US2021226061A1 US 20210226061 A1 US20210226061 A1 US 20210226061A1 US 202117223278 A US202117223278 A US 202117223278A US 2021226061 A1 US2021226061 A1 US 2021226061A1
- Authority
- US
- United States
- Prior art keywords
- layer
- oxide semiconductor
- oxide
- insulating layer
- light
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 421
- 238000004519 manufacturing process Methods 0.000 title description 17
- 230000015572 biosynthetic process Effects 0.000 claims description 71
- 239000010936 titanium Substances 0.000 claims description 46
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 33
- 229910052719 titanium Inorganic materials 0.000 claims description 33
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 32
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 25
- 150000004767 nitrides Chemical class 0.000 claims description 21
- 239000010949 copper Substances 0.000 claims description 18
- 239000011701 zinc Substances 0.000 claims description 18
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 14
- 229910052802 copper Inorganic materials 0.000 claims description 14
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 13
- 229910052750 molybdenum Inorganic materials 0.000 claims description 13
- 239000011733 molybdenum Substances 0.000 claims description 13
- 229910052733 gallium Inorganic materials 0.000 claims description 11
- 238000002425 crystallisation Methods 0.000 claims description 8
- 230000008025 crystallization Effects 0.000 claims description 8
- 229910052738 indium Inorganic materials 0.000 claims description 8
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 5
- 229910052725 zinc Inorganic materials 0.000 claims description 5
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims description 3
- 230000000994 depressogenic effect Effects 0.000 claims description 3
- 239000010409 thin film Substances 0.000 abstract description 171
- 230000002829 reductive effect Effects 0.000 abstract description 45
- 230000003071 parasitic effect Effects 0.000 abstract description 23
- 239000010410 layer Substances 0.000 description 1197
- 239000010408 film Substances 0.000 description 317
- 238000010438 heat treatment Methods 0.000 description 119
- 238000000034 method Methods 0.000 description 103
- 239000000758 substrate Substances 0.000 description 103
- 239000000463 material Substances 0.000 description 96
- 230000001681 protective effect Effects 0.000 description 61
- 239000007789 gas Substances 0.000 description 50
- 238000004544 sputter deposition Methods 0.000 description 50
- 229910052751 metal Inorganic materials 0.000 description 46
- 230000006870 function Effects 0.000 description 45
- 239000002184 metal Substances 0.000 description 45
- 238000005530 etching Methods 0.000 description 44
- 239000004973 liquid crystal related substance Substances 0.000 description 43
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 42
- 229910007541 Zn O Inorganic materials 0.000 description 39
- 229910044991 metal oxide Inorganic materials 0.000 description 38
- 150000004706 metal oxides Chemical class 0.000 description 38
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 37
- 239000001301 oxygen Substances 0.000 description 37
- 229910052760 oxygen Inorganic materials 0.000 description 37
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 37
- 239000012298 atmosphere Substances 0.000 description 34
- 238000000206 photolithography Methods 0.000 description 32
- 229910052782 aluminium Inorganic materials 0.000 description 31
- 238000006356 dehydrogenation reaction Methods 0.000 description 30
- 230000018044 dehydration Effects 0.000 description 29
- 238000006297 dehydration reaction Methods 0.000 description 29
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 28
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 27
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 26
- 239000004020 conductor Substances 0.000 description 26
- 229920005989 resin Polymers 0.000 description 25
- 239000011347 resin Substances 0.000 description 25
- 238000005192 partition Methods 0.000 description 24
- 229910052581 Si3N4 Inorganic materials 0.000 description 23
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 23
- 229910052786 argon Inorganic materials 0.000 description 21
- 239000001257 hydrogen Substances 0.000 description 20
- 229910052739 hydrogen Inorganic materials 0.000 description 20
- 238000002347 injection Methods 0.000 description 20
- 239000007924 injection Substances 0.000 description 20
- 239000000956 alloy Substances 0.000 description 17
- 239000011651 chromium Substances 0.000 description 17
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 16
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 16
- 230000008569 process Effects 0.000 description 16
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 16
- 238000000151 deposition Methods 0.000 description 15
- 239000011261 inert gas Substances 0.000 description 15
- 239000012535 impurity Substances 0.000 description 14
- 229910052804 chromium Inorganic materials 0.000 description 13
- 230000008021 deposition Effects 0.000 description 13
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 13
- 229910052757 nitrogen Inorganic materials 0.000 description 13
- 239000012299 nitrogen atmosphere Substances 0.000 description 13
- 239000002356 single layer Substances 0.000 description 13
- 238000002834 transmittance Methods 0.000 description 13
- 239000011787 zinc oxide Substances 0.000 description 13
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 12
- 229910003437 indium oxide Inorganic materials 0.000 description 12
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 12
- 239000000203 mixture Substances 0.000 description 12
- 229910045601 alloy Inorganic materials 0.000 description 11
- -1 ammonia peroxide Chemical class 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 11
- 230000008859 change Effects 0.000 description 11
- 239000011777 magnesium Substances 0.000 description 11
- 238000007669 thermal treatment Methods 0.000 description 11
- 229910052721 tungsten Inorganic materials 0.000 description 11
- 229910052779 Neodymium Inorganic materials 0.000 description 10
- 230000003247 decreasing effect Effects 0.000 description 10
- 230000005684 electric field Effects 0.000 description 10
- 239000011521 glass Substances 0.000 description 10
- 230000005525 hole transport Effects 0.000 description 10
- 239000007769 metal material Substances 0.000 description 10
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 10
- 229910052706 scandium Inorganic materials 0.000 description 10
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 10
- 229910052715 tantalum Inorganic materials 0.000 description 10
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 10
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 10
- 239000010937 tungsten Substances 0.000 description 10
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 9
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 9
- 229910001882 dioxygen Inorganic materials 0.000 description 9
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 9
- 238000004088 simulation Methods 0.000 description 9
- 229910001930 tungsten oxide Inorganic materials 0.000 description 9
- 239000004642 Polyimide Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 239000001307 helium Substances 0.000 description 8
- 229910052734 helium Inorganic materials 0.000 description 8
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 8
- 229920001721 polyimide Polymers 0.000 description 8
- 239000000565 sealant Substances 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- VZGDMQKNWNREIO-UHFFFAOYSA-N tetrachloromethane Chemical compound ClC(Cl)(Cl)Cl VZGDMQKNWNREIO-UHFFFAOYSA-N 0.000 description 8
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 8
- 239000004593 Epoxy Substances 0.000 description 7
- 239000004952 Polyamide Substances 0.000 description 7
- 239000013078 crystal Substances 0.000 description 7
- 239000007788 liquid Substances 0.000 description 7
- 229910052749 magnesium Inorganic materials 0.000 description 7
- 238000009832 plasma treatment Methods 0.000 description 7
- 229920002647 polyamide Polymers 0.000 description 7
- 238000001552 radio frequency sputter deposition Methods 0.000 description 7
- 238000001771 vacuum deposition Methods 0.000 description 7
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 6
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 6
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 6
- QGZKDVFQNNGYKY-UHFFFAOYSA-N ammonia Natural products N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 6
- 239000005380 borophosphosilicate glass Substances 0.000 description 6
- 239000000460 chlorine Substances 0.000 description 6
- 229910052801 chlorine Inorganic materials 0.000 description 6
- 238000004891 communication Methods 0.000 description 6
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 6
- 125000004430 oxygen atom Chemical group O* 0.000 description 6
- 239000005360 phosphosilicate glass Substances 0.000 description 6
- 238000001039 wet etching Methods 0.000 description 6
- 229910020923 Sn-O Inorganic materials 0.000 description 5
- QVQLCTNNEUAWMS-UHFFFAOYSA-N barium oxide Chemical compound [Ba]=O QVQLCTNNEUAWMS-UHFFFAOYSA-N 0.000 description 5
- 230000008030 elimination Effects 0.000 description 5
- 238000003379 elimination reaction Methods 0.000 description 5
- GPRLSGONYQIRFK-UHFFFAOYSA-N hydron Chemical compound [H+] GPRLSGONYQIRFK-UHFFFAOYSA-N 0.000 description 5
- 239000011159 matrix material Substances 0.000 description 5
- 230000007246 mechanism Effects 0.000 description 5
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 5
- 229920001296 polysiloxane Polymers 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- 239000012798 spherical particle Substances 0.000 description 5
- 239000002699 waste material Substances 0.000 description 5
- ZSLUVFAKFWKJRC-IGMARMGPSA-N 232Th Chemical compound [232Th] ZSLUVFAKFWKJRC-IGMARMGPSA-N 0.000 description 4
- 238000003775 Density Functional Theory Methods 0.000 description 4
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 4
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 229910052776 Thorium Inorganic materials 0.000 description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 4
- 230000004913 activation Effects 0.000 description 4
- 229910021529 ammonia Inorganic materials 0.000 description 4
- 125000004429 atom Chemical group 0.000 description 4
- 229910052790 beryllium Inorganic materials 0.000 description 4
- ATBAMAFKBVZNFJ-UHFFFAOYSA-N beryllium atom Chemical compound [Be] ATBAMAFKBVZNFJ-UHFFFAOYSA-N 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 238000004040 coloring Methods 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- 239000000945 filler Substances 0.000 description 4
- 229910052731 fluorine Inorganic materials 0.000 description 4
- 239000011737 fluorine Substances 0.000 description 4
- 150000002431 hydrogen Chemical class 0.000 description 4
- 238000009616 inductively coupled plasma Methods 0.000 description 4
- 238000003780 insertion Methods 0.000 description 4
- 230000037431 insertion Effects 0.000 description 4
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 4
- 239000011859 microparticle Substances 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 150000002894 organic compounds Chemical class 0.000 description 4
- 239000011368 organic material Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 4
- 229910052726 zirconium Inorganic materials 0.000 description 4
- 229910052691 Erbium Inorganic materials 0.000 description 3
- 229910052769 Ytterbium Inorganic materials 0.000 description 3
- 229910052783 alkali metal Inorganic materials 0.000 description 3
- 150000001340 alkali metals Chemical class 0.000 description 3
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 3
- 150000001342 alkaline earth metals Chemical class 0.000 description 3
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 3
- 229910052792 caesium Inorganic materials 0.000 description 3
- 229910052791 calcium Inorganic materials 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000007766 curtain coating Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000007598 dipping method Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 3
- 229910052744 lithium Inorganic materials 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 238000007645 offset printing Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 230000037361 pathway Effects 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 229920003023 plastic Polymers 0.000 description 3
- 239000004033 plastic Substances 0.000 description 3
- 229910052761 rare earth metal Inorganic materials 0.000 description 3
- 150000002910 rare earth metals Chemical class 0.000 description 3
- 238000007650 screen-printing Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 238000010583 slow cooling Methods 0.000 description 3
- 238000005507 spraying Methods 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 238000010345 tape casting Methods 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- UWCWUCKPEYNDNV-LBPRGKRZSA-N 2,6-dimethyl-n-[[(2s)-pyrrolidin-2-yl]methyl]aniline Chemical compound CC1=CC=CC(C)=C1NC[C@H]1NCCC1 UWCWUCKPEYNDNV-LBPRGKRZSA-N 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 2
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 2
- 206010052128 Glare Diseases 0.000 description 2
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- WGLPBDUCMAPZCE-UHFFFAOYSA-N Trioxochromium Chemical compound O=[Cr](=O)=O WGLPBDUCMAPZCE-UHFFFAOYSA-N 0.000 description 2
- 229910000611 Zinc aluminium Inorganic materials 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 2
- HXFVOUUOTHJFPX-UHFFFAOYSA-N alumane;zinc Chemical compound [AlH3].[Zn] HXFVOUUOTHJFPX-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 239000005407 aluminoborosilicate glass Substances 0.000 description 2
- JYMITAMFTJDTAE-UHFFFAOYSA-N aluminum zinc oxygen(2-) Chemical compound [O-2].[Al+3].[Zn+2] JYMITAMFTJDTAE-UHFFFAOYSA-N 0.000 description 2
- 235000011114 ammonium hydroxide Nutrition 0.000 description 2
- 239000012300 argon atmosphere Substances 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- SWXQKHHHCFXQJF-UHFFFAOYSA-N azane;hydrogen peroxide Chemical compound [NH4+].[O-]O SWXQKHHHCFXQJF-UHFFFAOYSA-N 0.000 description 2
- 229910052788 barium Inorganic materials 0.000 description 2
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 2
- 239000002585 base Substances 0.000 description 2
- 238000005284 basis set Methods 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- DQXBYHZEEUGOBF-UHFFFAOYSA-N but-3-enoic acid;ethene Chemical compound C=C.OC(=O)CC=C DQXBYHZEEUGOBF-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 229910000423 chromium oxide Inorganic materials 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 238000010891 electric arc Methods 0.000 description 2
- 238000005401 electroluminescence Methods 0.000 description 2
- 238000005566 electron beam evaporation Methods 0.000 description 2
- 239000005038 ethylene vinyl acetate Substances 0.000 description 2
- 230000001747 exhibiting effect Effects 0.000 description 2
- 239000005262 ferroelectric liquid crystals (FLCs) Substances 0.000 description 2
- 239000011152 fibreglass Substances 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 125000001153 fluoro group Chemical group F* 0.000 description 2
- 230000005283 ground state Effects 0.000 description 2
- 229910052736 halogen Inorganic materials 0.000 description 2
- 150000002367 halogens Chemical class 0.000 description 2
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 2
- QOSATHPSBFQAML-UHFFFAOYSA-N hydrogen peroxide;hydrate Chemical compound O.OO QOSATHPSBFQAML-UHFFFAOYSA-N 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000007733 ion plating Methods 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 2
- 229910052753 mercury Inorganic materials 0.000 description 2
- 229910001507 metal halide Inorganic materials 0.000 description 2
- 150000005309 metal halides Chemical class 0.000 description 2
- 239000003094 microcapsule Substances 0.000 description 2
- 239000011259 mixed solution Substances 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 229910052754 neon Inorganic materials 0.000 description 2
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- GVGCUCJTUSOZKP-UHFFFAOYSA-N nitrogen trifluoride Chemical compound FN(F)F GVGCUCJTUSOZKP-UHFFFAOYSA-N 0.000 description 2
- 239000012788 optical film Substances 0.000 description 2
- 125000000962 organic group Chemical group 0.000 description 2
- 229920001200 poly(ethylene-vinyl acetate) Polymers 0.000 description 2
- 229920002037 poly(vinyl butyral) polymer Polymers 0.000 description 2
- 229920006267 polyester film Polymers 0.000 description 2
- 229920000915 polyvinyl chloride Polymers 0.000 description 2
- 239000004800 polyvinyl chloride Substances 0.000 description 2
- 229920002620 polyvinyl fluoride Polymers 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 2
- 229910052708 sodium Inorganic materials 0.000 description 2
- 239000011734 sodium Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000007921 spray Substances 0.000 description 2
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910052723 transition metal Inorganic materials 0.000 description 2
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 2
- 210000003462 vein Anatomy 0.000 description 2
- 229910052724 xenon Inorganic materials 0.000 description 2
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 239000004986 Cholesteric liquid crystals (ChLC) Substances 0.000 description 1
- 229910019974 CrSi Inorganic materials 0.000 description 1
- 238000004057 DFT-B3LYP calculation Methods 0.000 description 1
- 230000005355 Hall effect Effects 0.000 description 1
- 229910016006 MoSi Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910002808 Si–O–Si Inorganic materials 0.000 description 1
- 229910008322 ZrN Inorganic materials 0.000 description 1
- 239000012670 alkaline solution Substances 0.000 description 1
- 125000000217 alkyl group Chemical group 0.000 description 1
- 239000005354 aluminosilicate glass Substances 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 239000011230 binding agent Substances 0.000 description 1
- KGBXLFKZBHKPEV-UHFFFAOYSA-N boric acid Chemical compound OB(O)O KGBXLFKZBHKPEV-UHFFFAOYSA-N 0.000 description 1
- 239000004327 boric acid Substances 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 229910002092 carbon dioxide Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000003098 cholesteric effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 229920001577 copolymer Polymers 0.000 description 1
- 238000007872 degassing Methods 0.000 description 1
- 238000003795 desorption Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 208000037265 diseases, disorders, signs and symptoms Diseases 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000005281 excited state Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- QZQVBEXLDFYHSR-UHFFFAOYSA-N gallium(III) oxide Inorganic materials O=[Ga]O[Ga]=O QZQVBEXLDFYHSR-UHFFFAOYSA-N 0.000 description 1
- 230000004313 glare Effects 0.000 description 1
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 1
- 150000002484 inorganic compounds Chemical class 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000005001 laminate film Substances 0.000 description 1
- 230000005389 magnetism Effects 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 239000011572 manganese Substances 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 239000013081 microcrystal Substances 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229920000767 polyaniline Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920000128 polypyrrole Polymers 0.000 description 1
- 229920000123 polythiophene Polymers 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 238000004611 spectroscopical analysis Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 125000001424 substituent group Chemical group 0.000 description 1
- 239000013076 target substance Substances 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device including an oxide semiconductor and a manufacturing method thereof.
- a semiconductor device means any device which can function by utilizing semiconductor characteristics; an electrooptical device, a semiconductor circuit, and an electronic appliance are all semiconductor devices.
- TFT thin film transistor
- a semiconductor thin film having a thickness of about several nanometers to several hundred nanometers
- Various metal oxides are used for a variety of applications. Indium oxide is a well-known material and is used as a transparent electrode material which is necessary for liquid crystal displays and the like.
- Some metal oxides have semiconductor characteristics. Examples of such metal oxides having semiconductor characteristics include tungsten oxide, tin oxide, indium oxide, zinc oxide, and the like. Thin film transistors in which a channel formation region is formed using such metal oxides having semiconductor characteristics are known (see Patent Documents 1 and 2).
- a gate electrode layer (a gate wiring layer) intersects with a wiring layer which is electrically connected to a source electrode layer or a drain electrode layer with an insulating layer which covers an oxide semiconductor layer of a thin film transistor and a gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- One embodiment of the present invention is a semiconductor device which includes: a gate electrode layer, a gate insulating layer over the gate electrode layer, an oxide semiconductor layer over the gate insulating layer, a source and drain electrode layers over the oxide semiconductor layer, an oxide insulating layer over the source and drain electrode layers, which is in contact with the oxide semiconductor layer, and a wiring layer over the oxide insulating layer, which is electrically connected to the source or drain electrode layer.
- An opening is formed in the oxide insulating layer so as to reach the source or drain electrode layer, the wiring layer is in contact with the source or drain electrode layer in the opening, and the gate electrode layer and the wiring layer overlap each other with the gate insulating layer and the oxide semiconductor layer interposed therebetween.
- the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- the source and drain electrode layers are formed using a material including a metal with high oxygen affinity. It is preferable that the metal with high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- a heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- the heat-resistant conductive material an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used.
- a conductive film in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- the source and drain electrode layers may include a metal oxide layer.
- a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- the source and drain electrode layers When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- the wiring layer is formed using a conductive film having a resistance lower than that of the source and drain electrode layers.
- the wiring layer can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- an aluminum film and a titanium film are used as a first wiring layer and a second wiring layer to form a stacked-layer structure as the wiring layer.
- One embodiment of the present invention is a method for manufacturing a semiconductor device, in which a gate electrode layer is formed, a gate insulating layer is formed over the gate electrode layer, an oxide semiconductor layer is formed over the gate insulating layer, the oxide semiconductor layer is subjected to dehydration or dehydrogenation and then is prevented from being exposed to air so that entry of water or hydrogen is prevented, a source and drain electrode layers are formed over the oxide semiconductor layer, an oxide insulating layer which is in contact with part of the oxide semiconductor layer is formed over the oxide semiconductor layer and the source and drain electrode layers, an opening which reaches the source or drain electrode layer is formed in the oxide insulating layer, and a wiring layer which is in contact with the source or drain electrode layer and partly overlaps the gate electrode layer with the gate insulating layer and the oxide insulating layer interposed therebetween is formed in the opening.
- the wiring layer is thinner than the source and drain electrode layers and has lower resistance than the same.
- the oxide semiconductor layer is a thin film of InMO 3 (ZnO) m (m>0).
- a thin film transistor is formed using the thin film as an oxide semiconductor layer.
- M denotes one or a plurality of metal elements selected from Ga, Fe, Ni, Mn, and Co.
- M may be Ga or may include the above-described metal element in addition to Ga, for example, M may be Ga and Ni or M may be Ga and Fe.
- a transition metal element such as Fe or Ni or an oxide of the transition metal may be included as an impurity element in addition to the metal element included as M.
- an oxide semiconductor layer whose composition formula is represented as InMO 3 (ZnO) m (m>0) where at least Ga is included as M is referred to as an In—Ga—Zn—O-based oxide semiconductor, and a thin film thereof is also referred to as an In—Ga—Zn—O-based non-single-crystal film.
- any of the following metal oxides can be applied: an In—Sn—O-based metal oxide; an In—Sn—Zn—O-based metal oxide; an In—Al—Zn—O-based metal oxide; a Sn—Ga—Zn—O-based metal oxide; an Al—Ga—Zn—O-based metal oxide; a Sn—Al—Zn—O-based metal oxide; an In—Zn—O-based metal oxide; a Sn—Zn—O-based metal oxide; an Al—Zn—O-based metal oxide; an In—O-based metal oxide; a Sn—O-based metal oxide; and a Zn—O-based metal oxide.
- Silicon oxide may be included in the oxide semiconductor layer formed using the above-described metal oxide.
- the dehydration or dehydrogenation is heat treatment performed in an atmosphere of an inert gas such as nitrogen or a rare gas (such as argon or helium) at a temperature greater than or equal to 400° C. and less than or equal to 750° C., preferably greater than or equal to 425° C. and less than the strain point of a substrate, so that impurities such as moisture included in the oxide semiconductor layer are reduced. Further, entrance of water (H 2 O) can be prevented.
- an inert gas such as nitrogen or a rare gas (such as argon or helium)
- the thermal treatment for dehydration or dehydrogenation is preferably performed in a nitrogen atmosphere with an H 2 O concentration of 20 ppm or lower.
- the thermal treatment may be performed in ultra-dry air with an H 2 O concentration of 20 ppm or lower.
- a heating method using an electric furnace a rapid heating method such as a gas rapid thermal anneal (GRTA) method using a heated gas or a lamp rapid thermal anneal (LRTA) method using lamp light, or the like can be used.
- GRTA gas rapid thermal anneal
- LRTA lamp rapid thermal anneal
- the thermal treatment condition is set such that at least one of two peaks of water, which appears at around 300° C. is not detected even when TDS (Thermal Desorption Spectroscopy) measurement is performed on the oxide semiconductor layer after being dehydrated or dehydrogenated, to 450° C. Therefore, even when TDS measurement is performed on a thin film transistor including the dehydrated or dehydrogenated oxide semiconductor layer to 450° C., the peak of water which appears at around 300° C. is not detected.
- TDS Thermal Desorption Spectroscopy
- slow cooling is performed from the heat temperature T at which the oxide semiconductor layer is dehydrated or dehydrogenated to a temperature low enough to prevent entry of impurities such as water or hydrogen, specifically to a temperature which is lower than the heating temperature T by 100° C. It is important that the same furnace used for the dehydration or dehydrogenation is used without exposure to air and entry of impurities such as water or hydrogen is prevented.
- the dehydration or dehydrogenation is performed to make an oxide semiconductor layer a less-resistive type layer, that is, an n ⁇ -type (such as or n + -type) layer, and after that, the oxide semiconductor layer is made to be a high-resistive so as to be an i-type oxide semiconductor layer.
- the threshold voltage of the thin film transistor is positive and a so-called normally-off switching element can be obtained. It is preferable for a display device that a channel be formed with a threshold voltage that is a positive value as close to 0 V as possible. If the threshold voltage of the thin film transistor is negative, the thin film transistor tends to be a so-called normally-on TFT, in which current flows between the source electrode and the drain electrode even when the gate voltage is 0 V.
- a threshold voltage (Vth) is important.
- the threshold voltage value is high or a negative value even when the field effect mobility is high, it is difficult to control the circuit.
- the thin film transistor When a thin film transistor has a high threshold voltage value with a large absolute value, the thin film transistor cannot perform switching function as a TFT and may be a load when the transistor is driven at a low voltage.
- a transistor in which a channel is not formed unless the driving voltage is high and a transistor in which a channel is formed and drain current flows even at a negative voltage are unsuitable as thin film transistors used in a circuit.
- a gas atmosphere in which the temperature is decreased from the heat temperature T may be switched to a gas atmosphere different from that in which the temperature is increased to the heat temperature T.
- the slow cooling is performed in the same furnace as the furnace for the dehydration or dehydrogenation, which is filled with a high-purity oxygen gas or N 2 O gas, or an ultra-dry air (with a dew point of ⁇ 40° C. or less, preferably ⁇ 60° C. or less) without exposure to air.
- the oxide semiconductor film which is formed by the heat treatment for dehydration or dehydrogenation so as to reduce moisture contained in the film and then the slow cooling (or cooling) in an atmosphere (with a dew point of ⁇ 40° C. or less, preferably ⁇ 60° C. or less) in which moisture is not contained, the electric characteristics of the thin film transistor is improved and mass productivity and high performance can be provided for the thin film transistor.
- heat treatment in an inert gas atmosphere of nitrogen or a rare gas is referred to as heat treatment for dehydration or dehydrogenation.
- dehydrogenation does not refer to only elimination in the form of H 2 by the heat treatment, and dehydration or dehydrogenation also refers to elimination of H, OH, and the like for convenience.
- the heat treatment is performed in the inert gas atmosphere of nitrogen or a rare gas (such as argon or helium)
- the heat treatment makes an oxide semiconductor layer an oxygen-depleted type layer to reduce the resistance thereof, so that the oxide semiconductor layer is turned into an n-type (such as n ⁇ -type) oxide semiconductor layer.
- a high-resistance drain region (also referred to as an HRD region) which overlaps the drain electrode layer and is an oxygen-depleted type is formed.
- a high-resistance source region (also referred to as an HRS region) which overlaps the source electrode layer and is an oxygen-depleted type is formed.
- the carrier concentration of the high-resistance drain region is greater than or equal to 1 ⁇ 10 18 /cm 3 and is at least higher than the carrier concentration of the channel formation region (less than 1 ⁇ 10 18 /cm 3 ).
- the carrier concentration in this specification refers to a value of carrier concentration obtained by Hall effect measurement at room temperature.
- the dehydrated or dehydrogenated oxide semiconductor layer is made into an oxygen-excess state to have higher resistance, i.e., to be an i-type, so that the channel formation region is formed.
- the treatment for making the dehydrated or dehydrogenated oxide semiconductor layer into an oxygen-excess state the following treatment is performed: deposition of an oxide insulating film which is in contact with the dehydrated or dehydrogenated oxide semiconductor layer by a sputtering method (also referred to as sputtering); heat treatment after the deposition of the oxide insulating film; heat treatment in an atmosphere including oxygen after the deposition of the oxide insulating film; or cooling treatment in an oxygen atmosphere or ultra-dry air (having a dew point of ⁇ 40° C. or lower, preferably ⁇ 60° C. or lower) after the heat treatment in an inert gas atmosphere, after the deposition of the oxide insulating film; or the like.
- the oxide semiconductor layer is selectively made into an oxygen-excess state, thereby being high-resistance, that is, an i-type.
- the channel formation region can be formed in such a manner that a source and drain electrode layers formed using a metal electrode of Ti or the like are formed on and in contact with the dehydrated or dehydrogenated oxide semiconductor layer and an exposed region that does not overlap the source and the drain electrode layers is selectively made into an oxygen-excess state.
- a high-resistance source region which overlaps the source electrode layer and a high-resistance drain region which overlaps the drain electrode layer are formed, by which the channel formation region is formed between the high-resistance source region and the high-resistance drain region. That is, the channel length of the channel formation region is self-aligned with the source and drain electrode layers.
- the reliability can be improved in the case where a driver circuit is formed.
- the conductivity can vary stepwise from the drain electrode layer to the channel formation region through the high-resistance drain region. Therefore, in the case where the thin film transistor operates with the drain electrode layer connected to a wiring for supplying a high power supply potential VDD, the high-resistance drain region serves as a buffer and a high electric field is not applied locally even if a high electric field is applied between the gate electrode layer and the drain electrode layer, so that the withstand voltage of the thin film transistor can be improved.
- the high-resistance drain region and the high-resistance source region in the oxide semiconductor layer overlapping the drain electrode layer and the source electrode layer, reduction in leakage current can be achieved in the channel formation region in the case where the driver circuit is formed.
- the high-resistance drain region leakage current between the drain electrode layer and the source electrode layer of the transistor flows through the drain electrode layer, the high-resistance drain region on the drain electrode layer side, the channel formation region, the high-resistance source region on the source electrode layer side, and the source electrode layer in this order.
- leakage current flowing from the high-resistance drain region on the drain electrode layer side to the channel formation region can be concentrated on the vicinity of the interface between the channel formation region and the gate insulating layer which has high resistance when the transistor is off; thus, the amount of leakage current in a back channel portion (part of a surface of the channel formation region, which is apart from the gate electrode layer) can be reduced.
- the high-resistance source region which overlaps the source electrode layer and the high-resistance drain region which overlaps the drain electrode layer overlap each other with part of the gate electrode layer and the gate insulating layer interposed therebetween, and the intensity of the electric field in the vicinity of an end portion of the drain electrode layer can be reduced more effectively.
- an oxide conductive layer may be formed between the oxide semiconductor layer and the source and drain electrode layers. It is preferable that the oxide conductive layer contains zinc oxide as a component and do not contain indium oxide. For example, zinc oxide, zinc aluminum oxide, zinc aluminum oxynitride, gallium zinc oxide, or the like can be used.
- the oxide conductive layer also functions as a low-resistance drain (LRD, also referred to as an LRN (low-resistance n-type conductivity)) region.
- the carrier concentration of the low-resistance drain region is higher than that of the high-resistance drain region (HRD region), and is preferably in the range of 1 ⁇ 10 20 /cm 3 to 1 ⁇ 10 21 /cm 3 inclusive, for example. Provision of the oxide conductive layer between the oxide semiconductor layer and the source and drain electrode layers can reduce the contact resistance and realize higher speed operation of the transistor. Accordingly, frequency characteristics of a peripheral circuit (a driver circuit) can be improved.
- the oxide conductive layer and the metal layer for forming the source and drain electrode layers can be formed successively.
- the above-described first wiring and second wiring may be formed using a wiring that is formed by stacking a metal material and the same material as that of the oxide conductive layer which functions as an LRN region or an LRD region.
- a wiring that is formed by stacking a metal material and the same material as that of the oxide conductive layer which functions as an LRN region or an LRD region By stacking the metal and the oxide conductive layer, coverage at the step such as a portion for overlapping a lower wiring or an opening can be improved; thus, wiring resistance can be lowered. Furthermore, the local increase in resistance of a wiring due to migration or the like and disconnection of a wiring can be expected to be prevented; accordingly, a semiconductor device having high reliability can be provided.
- an oxide conductive layer may be provided therebetween, by which increase in the contact resistance due to formation of an insulating oxide on a metal surface in the connection portion (contact portion) can be expected to be prevented; accordingly, a semiconductor device having high reliability can be provided.
- a protection circuit for protecting a thin film transistor included in a pixel portion be provided for a gate line or a source line, over the same substrate as a substrate for the pixel portion. It is preferable that the protection circuit be formed using a nonlinear element using an oxide semiconductor layer.
- Thin film transistors using oxide semiconductor layers can be used for electronic devices or optical devices.
- a thin film transistor using an oxide semiconductor layer can be used as a switching element of a liquid crystal display device, a light-emitting device, an electronic paper, or the like.
- insulated-gate semiconductor devices for high power control particularly a semiconductor device called a power MOS device can be manufactured.
- a MOSFET, an IGBT, and the like can be given.
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- FIGS. 1 A 1 and 1 A 2 and FIG. 1B illustrate a semiconductor device.
- FIGS. 2A to 2F illustrate a method for manufacturing a semiconductor device.
- FIGS. 3 A 1 and 3 A 2 and FIG. 3B illustrate a semiconductor device.
- FIGS. 4A to 4F illustrate a method for manufacturing a semiconductor device.
- FIGS. 5A to 5F illustrate a method for manufacturing a semiconductor device.
- FIGS. 6A and 6B illustrate semiconductor devices.
- FIG. 7 illustrates a semiconductor device
- FIG. 8 illustrates a semiconductor device
- FIG. 9 illustrates a semiconductor device.
- FIG. 10 illustrates a semiconductor device
- FIG. 11 illustrates an equivalent circuit of a pixel of a semiconductor device.
- FIGS. 12A to 12C illustrate semiconductor devices.
- FIGS. 13A and 13B illustrate a semiconductor device.
- FIGS. 14A to 14C each illustrate a semiconductor device.
- FIG. 15 illustrates a semiconductor device
- FIG. 16 illustrates a semiconductor device
- FIG. 17 illustrates a semiconductor device
- FIG. 18 illustrates an equivalent circuit of a pixel of a semiconductor device.
- FIG. 19 illustrates a semiconductor device
- FIGS. 20A and 20B illustrate electronic appliances.
- FIGS. 21A and 21B illustrate electronic appliances.
- FIG. 22 illustrates an electronic appliance
- FIG. 23 illustrates an electronic appliance
- FIG. 24 illustrates electronic appliances.
- FIGS. 25A to 25D illustrate multi-tone masks.
- FIG. 26 illustrates results of simulation.
- FIG. 27 illustrates results of simulation.
- Embodiment 1 one embodiment of a semiconductor device and a manufacturing method of the semiconductor device will be described with reference to FIGS. 1 A 1 and 1 A 2 and FIG. 1B , FIGS. 2A to 2F , and FIGS. 6A and 6B .
- FIGS. 1 A 1 and 1 A 2 illustrate an example of a plane surface structure of a semiconductor device
- FIG. 1B illustrates an example of a cross-sectional structure of the same
- a thin film transistor 410 shown in FIGS. 1 A 2 and 1 B is a kind of bottom-gate structure called a channel-etched type and is also called an inverted staggered thin film transistor.
- FIG. 1 A 1 is a plane view of an intersection between a gate wiring layer (formed by the same step as a gate electrode layer) and a source wiring layer (formed by the same step as a wiring layer);
- FIG. 1 A 2 is a plane view of the channel-etched thin film transistor 410 ; and
- FIG. 1B is a cross-sectional view along line C 1 -C 2 and line D 1 -D 2 in FIGS. 1 A 1 and 1 A 2 .
- the thin film transistor 410 which is a channel-etched thin film transistor, includes a gate electrode layer 411 , a gate insulating layer 402 , an oxide semiconductor layer 412 including at least a channel formation region 413 , a high-resistance source region 414 a , and a high-resistance drain region 414 b , a source electrode layer 415 a , and a drain electrode layer 415 b over a substrate 400 having an insulating surface. Further, an oxide insulating layer 407 which covers the thin film transistor 410 and is in contact with the channel formation region 413 is provided, and a protective insulating layer 408 is provided thereover.
- Openings are formed to reach the source electrode layer 415 a and the drain electrode layer 415 b , in the oxide insulating layer 407 and the protective insulating layer 408 .
- Wiring layers 417 a and 418 a are formed in one of the openings and wiring layers 417 b and 418 b are formed in the other of the openings.
- a gate wiring layer 421 and source wiring layers 422 and 423 are stacked with the gate insulating layer 402 , the oxide insulating layer 407 , and the protective insulating layer 408 interposed therebetween.
- the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the insulating layer which covers the oxide semiconductor layer of the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- the thin film transistor 410 is described as a single-gate thin film transistor, a multi-gate thin film transistor including a plurality of channel formation regions can be formed when needed.
- a process for forming the thin film transistor 410 over a substrate is described below with reference to FIGS. 2A to 2F .
- a conductive film is formed over the substrate 400 having an insulating surface, and a first photolithography step is performed thereon, so that the gate electrode layer 411 and the gate wiring layer 421 are formed.
- a resist mask may be formed by an inkjet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs.
- a substrate that can be used as the substrate 400 having an insulating surface there is no particular limitation on a substrate that can be used as the substrate 400 having an insulating surface as long as it has heat resistance to withstand heat treatment performed later.
- a glass substrate of barium borosilicate glass, aluminoborosilicate glass, or the like can be used.
- a substrate having a strain point of 730° C. or higher be used as the glass substrate.
- a glass material such as aluminosilicate glass, aluminoborosilicate glass, or barium borosilicate glass is used, for example.
- BaO barium oxide
- B 2 O 3 the amount of BaO is larger than that of B 2 O 3 .
- a substrate formed using an insulator such as a ceramic substrate, a quartz substrate, or a sapphire substrate may be used as well.
- crystallized glass or the like may be used.
- An insulating film serving as a base film may be provided between the substrate 400 and the gate electrode layer 411 and the gate wiring layer 421 .
- the base film has a function of preventing diffusion of an impurity element from the substrate 400 , and can be formed to have a single-layer or stacked-layer structure using one or more of a silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and a silicon oxynitride film.
- the gate electrode layer 411 and the gate wiring layer 421 can be formed to have a single-layer structure or a stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- the gate insulating layer 402 is formed over the gate electrode layer 411 and the gate wiring layer 421 .
- the gate insulating layer 402 can be formed to have a single layer of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, or an aluminum oxide layer or a stacked layer thereof by a plasma CVD method, a sputtering method, or the like.
- a silicon oxynitride layer may be formed using SiH 4 , oxygen, and nitrogen as deposition gases by a plasma CVD method.
- the thickness of the gate insulating layer 402 is greater than or equal to 100 nm and less than or equal to 500 nm; in the case of a stacked layer, a first gate insulating layer having a thickness greater than or equal to 50 nm and less than or equal to 200 nm and a second gate insulating layer having a thickness greater than or equal to 5 nm and less than or equal to 300 nm are stacked.
- a silicon nitride layer having a thickness less than or equal to 200 nm is formed as the gate insulating layer 402 by a plasma CVD method.
- an oxide semiconductor film 440 is formed to a thickness greater than or equal to 2 nm and less than or equal to 200 nm over the gate insulating layer 402 . It is preferable that the oxide semiconductor film 440 be as thin as a thickness greater than or equal to 50 nm so as to keep an amorphous state even when heat treatment for dehydration or dehydrogenation is performed after the oxide semiconductor film 440 is formed. Owing to the thickness of the oxide semiconductor film, the oxide semiconductor film can be prevented from being crystallized when heat treatment is performed after the formation of the oxide semiconductor layer.
- the oxide semiconductor film 440 is formed by a sputtering method
- dust on a surface of the gate insulating layer 402 be removed by reverse sputtering in which an argon gas is introduced and plasma is generated.
- the reverse sputtering refers to a method in which, without application of voltage to a target side, an RF power source is used for application of voltage to a substrate side in an argon atmosphere to generate plasma in the vicinity of the substrate to change the qualities of the surface.
- an argon atmosphere nitrogen, helium, oxygen, or the like may be used.
- the oxide semiconductor film 440 is formed using an In—Ga—Zn—O-based non-single-crystal film; or an In—Sn—Zn—O-based oxide semiconductor film, an In—Al—Zn—O-based oxide semiconductor film, a Sn—Ga—Zn—O-based oxide semiconductor film, an Al—Ga—Zn—O-based oxide semiconductor film, a Sn—Al—Zn—O-based oxide semiconductor film, an In—Zn—O-based oxide semiconductor film, a Sn—Zn—O-based oxide semiconductor film, an Al—Zn—O-based oxide semiconductor film, an In—O-based oxide semiconductor film, a Sn—O-based oxide semiconductor film, or a Zn—O-based oxide semiconductor film.
- the oxide semiconductor film 440 is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target. A cross-sectional view of this stage corresponds to FIG. 2A . Further, the oxide semiconductor film 440 can be formed by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere of a rare gas (typically argon) and oxygen.
- a rare gas typically argon
- oxygen atmosphere typically argon
- deposition is performed with the use of a target containing SiO 2 at greater than or equal to 2 wt % and less than or equal to 10 wt %, so that SiO x (x>0) which hinders crystallization is contained in the oxide semiconductor film 440 ; in this way, the oxide semiconductor film 440 can be prevented from being crystallized in heat treatment for dehydration or dehydrogenation performed later.
- DC pulsed direct current
- the In—Ga—Zn—O-based non-single-crystal film is formed to a thickness of greater than or equal to 5 nm and less than or equal to 200 nm.
- an In—Ga—Zn—O-based non-single-crystal film with a thickness of 20 nm is formed using an In—Ga—Zn—O-based oxide semiconductor target by a sputtering method.
- Examples of a sputtering method include an RF sputtering method in which a high-frequency power source is used for a sputtering power supply, a DC sputtering method, and a pulsed DC sputtering method in which a bias is applied in a pulsed manner.
- An RF sputtering method is used mainly in the case of forming an insulating film
- a DC sputtering method is used mainly in the case of forming a metal film.
- a multi-source sputtering apparatus in which a plurality of targets of different materials can be set can be used.
- films of different materials can be formed to be stacked in the same chamber, or a film of plural kinds of materials can be formed by electric discharge at the same time in the same chamber.
- a sputtering apparatus provided with a magnet system inside the chamber and used for a magnetron sputtering method, or a sputtering apparatus used for an ECR sputtering method in which plasma generated with the use of microwaves is used without using glow discharge can be used.
- a deposition method using a sputtering method a reactive sputtering method in which a target substance and a sputtering gas component are chemically reacted with each other during deposition to form a thin compound film thereof, or a bias sputtering method in which a voltage is also applied to a substrate during deposition can be used.
- the oxide semiconductor film 440 is processed into an island-shaped oxide semiconductor layer by a second photolithography step.
- a resist mask for forming the island-shaped semiconductor layer may be formed by an inkjet method.
- a photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs.
- the oxide semiconductor layer is subjected to dehydration or dehydrogenation.
- the temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 400° C. and lower than the strain point of the substrate.
- the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, the oxide semiconductor layer 441 is obtained (see FIG. 2B ).
- An example of a mechanism of water elimination in an oxide semiconductor film was analyzed along the reaction pathway below (reaction of not only water but also OH or H in the oxide semiconductor film).
- As the oxide semiconductor film an In—Ga—Zn—O-based amorphous film was used.
- the optimal molecular structure of the simulation model in the ground state was calculated using the density functional theory (DFT).
- DFT density functional theory
- the total energy is represented as the sum of potential energy, electrostatic energy between electrons, electronic kinetic energy, and exchange-correlation energy including all the complicated interactions between electrons.
- an exchange-correlation interaction is approximated by a functional (that is, a function of another function) of one electron potential represented in terms of electron density to enable high-speed and highly-accurate calculations.
- B3LYP which was a hybrid functional was used to specify the weight of each parameter related to exchange-correlation energy.
- LanL2DZ (a basis function in which a split valence basis is added to the effective core potential of the Ne shell) was applied to indium atoms, gallium atoms, and zinc atoms, and 6-311 (a basis function of a triple-split valence basis set using three contraction functions for each valence orbital) was applied to the other atoms.
- basis functions for example, orbits of 1s to 3s are considered in the case of hydrogen atoms while orbits of 1s to 4s and 2p to 4p are considered in the case of oxygen atoms.
- the p function and the d function as polarization basis sets were added to hydrogen atoms and oxygen atoms, respectively.
- Gaussian 03 was used as a quantum chemistry computational program.
- a high performance computer manufactured by SGI Japan, Ltd., Altix 4700 was used for the calculations.
- M represents a metal atom and is any of the following three kinds: In, Ga, and Zn.
- —OH forms a coordinate bond to cross-link M 1 to M 2 .
- H of the —OH is dislocated to the other —OH.
- the generated H 2 O molecule forms a coordinate bond with the metal atom.
- the end state 4 the H 2 O molecule is detached and moves away to infinity.
- the reaction can be perceived as a reaction in which water enters the oxide semiconductor film.
- the activation energy at the time when water coordinated to the metal is hydrolyzed to produce two OH groups is 0.47 eV.
- the heat treatment apparatus is not limited to the electric furnace, an apparatus for heating an object by thermal conduction or thermal radiation from a heating element such as a resistance heating element may be provided.
- a heating element such as a resistance heating element
- an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used.
- An LRTA apparatus is an apparatus for heating an object by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp.
- a GRTA apparatus is an apparatus for performing heat treatment using a high-temperature gas.
- the gas an inert gas which does not react with an object to be processed by heat treatment, such as nitrogen or a rare gas such as argon is used.
- GRTA by which the substrate is moved into an inert gas heated to a high temperature as high as 650° C. to 700° C., heated for several minutes, and moved out of the inert gas heated to the high temperature may be performed.
- GRTA enables high-temperature heat treatment by a short period of time.
- the first heat treatment it is preferable that water, hydrogen, and the like be included as less as possible in nitrogen or the rare gas such as helium, neon, or argon.
- nitrogen or the rare gas such as helium, neon, or argon introduced into the heat treatment apparatus have a purity of 6N (99.9999%) or more, more preferably 7N (99.99999%) or more, that is, the impurity concentration be set to 1 ppm or less, more preferably 0.1 ppm or less.
- the oxide semiconductor film may be crystallized to be a micro crystal film or a polycrystalline film depending on the condition of the first heat treatment or a material of the oxide semiconductor layer.
- the oxide semiconductor layer may be crystallized to be a microcrystalline oxide semiconductor layer having a degree of crystallization of 90% or more, or 80% or more.
- the oxide semiconductor layer may become an amorphous oxide semiconductor layer containing no crystalline component depending on the condition of the first heat treatment or a material of the oxide semiconductor layer.
- the oxide semiconductor layer may become an oxide semiconductor film in which a microcrystalline portion (with a grain diameter greater than or equal to 1 nm and less than or equal to 20 nm, typically greater than or equal to 2 nm and less than or equal to 4 nm) is mixed into an amorphous oxide semiconductor.
- a needle-like crystal in a longitudinal direction may be generated on the surface side of the oxide semiconductor film in the case where heat treatment at a high temperature is performed using RTA (e.g., GRTA or LRTA).
- the first heat treatment of the oxide semiconductor layer can be performed on the oxide semiconductor film 440 before it is processed into the island-shaped oxide semiconductor layer. In that case, after the first heat treatment, the substrate is taken out of the heat apparatus and a photolithography step is performed thereon.
- the heat treatment for dehydration or dehydrogenation of the oxide semiconductor layer may be performed at any of the following timings: after the oxide semiconductor layer is formed; after a source electrode and a drain electrode are formed over the oxide semiconductor layer; and after a protective insulating film is formed over the source electrode and the drain electrode.
- the formation of the contact hole may be performed before or after the dehydration or dehydrogenation of the oxide semiconductor film 440 .
- the oxide semiconductor layer preferably includes In, more preferably In and Ga. In order to make an oxide semiconductor layer i-type (intrinsic), dehydration or dehydrogenation is effective.
- the etching of the oxide semiconductor film may be dry etching, without being limited to wet etching.
- etching gas for dry etching a gas containing chlorine (chlorine-based gas such as chlorine (Cl 2 ), boron chloride (BCl 3 ), silicon chloride (SiCl 4 ), or carbon tetrachloride (CCl 4 )) is preferably used.
- a gas containing fluorine fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur fluoride (SF 6 ), nitrogen fluoride (NF 3 ), or trifluoromethane (CHF 3 )); hydrogen bromide (HBr); oxygen (O 2 ); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like can be used.
- fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur fluoride (SF 6 ), nitrogen fluoride (NF 3 ), or trifluoromethane (CHF 3 )
- hydrogen bromide HBr
- oxygen O 2
- any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like can be used.
- a dry etching method a parallel plate RIE (reactive ion etching) method or an ICP (inductively coupled plasma) etching method can be used.
- the etching condition the amount of electric power applied to a coil-shaped electrode, the amount of electric power applied to an electrode on a substrate side, the temperature of the electrode on the substrate side, or the like.
- ITO07N (produced by KANTO CHEMICAL CO., INC.) may be used.
- the etchant used in the wet etching is removed together with the material which is etched off, by cleaning.
- the waste liquid including the etchant and the material etched off may be purified and the material may be reused.
- a material such as indium included in the oxide semiconductor layer may be collected from the waste liquid after the etching and reused, thereby efficiently using resources and reducing the cost.
- the etching conditions (such as an etchant, etching time, and temperature) are adjusted as appropriate depending on the material in order to etch into an appropriate shape.
- a metal conductive film is formed over the gate insulating layer 402 and the oxide semiconductor layer 441 .
- a resist mask is formed by a third photolithography step, the metal conductive film is selectively etched to form the source electrode layer 415 a and the drain electrode layer 415 b , and then, the resist mask is removed (see FIG. 2C ).
- each material and etching conditions are adjusted as appropriate so that the oxide semiconductor layer 441 is not removed by the etching of the metal conductive film.
- a Ti film is used as the metal conductive film, and an In—Ga—Zn—O-based oxide is used for the oxide semiconductor layer 441 ; and an ammonia hydrogen peroxide mixture (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used as an etchant.
- an ammonia hydrogen peroxide mixture a mixed solution of ammonia, water, and a hydrogen peroxide solution
- the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- the source and drain electrode layers are formed using a material including a metal with high oxygen affinity. It is preferable that the metal with high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- a heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- the heat-resistant conductive material an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used.
- a conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- the source and drain electrode layers may include a metal oxide layer.
- a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- the source and drain electrode layers When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- the oxide semiconductor layer 441 may be etched off, whereby an oxide semiconductor layer having a groove (a depressed portion) may be formed.
- a resist mask for forming the source electrode layer 415 a and the drain electrode layer 415 b may be formed by an ink jet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs.
- the etching step may be performed using a resist mask formed by a multi-tone mask that is a mask through which light is transmitted to have a plurality of intensities.
- a resist mask formed with the use of a multi-tone mask has a plurality of thicknesses and further can be changed in shape by etching; therefore, the resist mask can be used in a plurality of etching steps for processing into different patterns. Therefore, a resist mask corresponding at least two kinds of different patterns can be formed by one multi-tone mask. In this manner, the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can also be reduced, whereby simplification of a process can be realized.
- Plasma treatment is performed thereon, using a gas such as N 2 O, N 2 , or Ar.
- a gas such as N 2 O, N 2 , or Ar.
- Plasma treatment may be performed using a mixture gas of oxygen and argon as well.
- the oxide insulating layer 407 which functions as a protective insulating film which is in contact with part of the oxide semiconductor layer is formed without exposure to air.
- the oxide insulating layer 407 has a thickness of at least 1 nm and can be formed by a method by which impurities such as water and hydrogen are mixed into the oxide insulating layer 407 as less as possible such as a sputtering method, as appropriate.
- a sputtering method for a sputtering method.
- entry of the hydrogen to the oxide semiconductor layer or extraction of oxygen in the oxide semiconductor layer by the hydrogen is caused, thereby making the resistance of the backchannel of the oxide semiconductor layer low (to have an n-type conductivity), so that a parasitic channel is formed. Therefore, it is important that a formation method in which hydrogen is used as less as possible is employed such that the oxide insulating layer 407 contains hydrogen as less as possible.
- a 200-nm-thick silicon oxide film is deposited as the oxide insulating layer 407 by a sputtering method.
- the substrate temperature in the film deposition may be greater than or equal to room temperature and less than or equal to 300° C.; in this embodiment, the temperature is 100° C.
- the silicon oxide film can be deposited by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere including a rare gas (typically argon) and oxygen.
- a silicon oxide target or a silicon target can be used as a target.
- a silicon oxide film can be formed by a sputtering method in an atmosphere including oxygen and nitrogen.
- an inorganic insulating film that includes impurities such as moisture, a hydrogen ion, and OH ⁇ as less as possible and blocks entry of these from the outside may be used; typically, a silicon oxide film, a silicon nitride oxide film, an aluminum oxide film, an aluminum oxynitride film, or the like is used.
- second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.).
- the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere.
- the second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the oxide insulating layer 407 .
- the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state.
- the channel formation region 413 overlapping the gate electrode layer 411 becomes I-type, and the high-resistance source region 414 a which overlaps the source electrode layer 415 a and the high-resistance drain region 414 b which overlaps the drain electrode layer 415 b are formed in a self-aligned manner.
- the thin film transistor 410 is formed.
- heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air.
- the heat treatment is performed at 150° C. for 10 hours.
- This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature.
- This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- the high-resistance drain region 414 b (and the high-resistance source region 414 a ) in part(s) of the oxide semiconductor layer, which overlaps/overlap the drain electrode layer 415 b (and the source electrode layer 415 a ), reliability of the thin film transistor can be improved. Specifically, by the formation of the high-resistance drain region 414 b , the conductivity can be gradually changed from the drain electrode layer 415 b to the high-resistance drain region 414 b and the channel formation region in this order.
- the transistor when the transistor operates with the drain electrode layer 415 b connected to a wiring that supplies a high power supply potential VDD, the transistor can have increased withstand voltage because the high-resistance drain region serves as a buffer even when a high electric field is applied between the gate electrode layer 411 and the drain electrode layer 415 b so that a localized high electric field is not applied to the transistor.
- the high-resistance source region and the high-resistance drain region may be formed at all depths in the film thickness direction in the oxide semiconductor layer in the case where the oxide semiconductor layer is as thin as 15 nm or less; whereas in the case where the oxide semiconductor layer is as thick as a thickness greater than or equal to 30 nm and less than or equal to 50 nm, parts of the oxide semiconductor layer, that is, regions of the oxide semiconductor layer, which are in contact with the source and drain electrode layers and the vicinity thereof may be reduced in the resistance, so that the high-resistance source region and the high-resistance drain region are formed and a region of the oxide semiconductor layer, near the gate insulating layer can be made to be I-type.
- a protective insulating layer may be formed over the oxide insulating layer 407 .
- a silicon nitride film is formed by an RF sputtering method.
- An RF sputtering method is preferable as the formation method of the protective insulating layer because of high productivity.
- the protective insulating layer is formed using an inorganic insulating film which includes impurities such as moisture, a hydrogen ion, and OH ⁇ as less as possible and blocks entry of these from the outside; for example, a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, an aluminum oxynitride film, or the like is used.
- the protective insulating layer 408 is formed using a silicon nitride film as the protective insulating layer (see FIG. 2D ).
- a fourth photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the oxide insulating layer 407 and the protective insulating layer 408 , so that openings 442 a and 442 b reaching the source electrode layer 415 a and the drain electrode layer 415 b are formed (see FIG. 2E ).
- a stacked-layer conductive layer is formed in the openings 442 a and 442 b so as to be in contact with the source electrode layer 415 a and the drain electrode layer 415 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a fifth photolithography step.
- the stacked-layer conductive layer is selectively etched to form the wiring layers 417 a , 417 b , 418 a , and 418 b , and the source wiring layers 422 and 423 in the intersection (see FIG. 2F ).
- the wiring layers 417 a , 417 b , 418 a , and 418 b are formed using conductive films having resistances lower than that of the source and drain electrode layers.
- the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- an aluminum film is used as each of the wiring layers 417 a and 417 b which are first wiring layers and a titanium film is used as each of the wiring layers 418 a and 418 b which are second wiring layers.
- a planarization insulating layer for planarization may be provided over the protective insulating layer 408 .
- An example in which a planarization insulating layer is provided is shown in FIG. 6A .
- a planarization insulating layer 409 is formed over the protective insulating layer 408 , and the wiring layers 417 a , 417 b , 418 a , and 418 b are formed in the openings provided in the oxide insulating layer 407 , the protective insulating layer 408 , and the planarization insulating layer 409 .
- the source wiring layers 422 and 423 are formed over the planarization insulating layer 409 .
- the provision of the planarization insulating layer 409 further distances the gate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased.
- the planarization insulating layer 409 can be formed using a heat-resistant organic material such as polyimide, acrylic, benzocyclobutene, polyamide, or epoxy. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, PSG (phosphosilicate glass), BPSG (borophosphosilicate glass), or the like.
- the planarization insulating layer 409 may be formed by stacking a plurality of insulating films formed using these materials.
- the siloxane-based resin corresponds to a resin including a Si—O—Si bond formed using a siloxane-based material as a starting material.
- the siloxane-based resin may include as a substituent an organic group (e.g., an alkyl group or an aryl group) or a fluoro group.
- the organic group may include a fluoro group.
- planarization insulating layer 409 there is no particular limitation on the method for forming the planarization insulating layer 409 , and any of the following can be used depending on a material thereof: a sputtering method, a spin coating method, a dipping method, a spray coating method, or a droplet discharging method (e.g., an inkjet method, screen printing, or offset printing), a roll coating method, a curtain coating method, or a knife coating method, and the like.
- a sputtering method e.g., a spin coating method, a dipping method, a spray coating method, or a droplet discharging method (e.g., an inkjet method, screen printing, or offset printing), a roll coating method, a curtain coating method, or a knife coating method, and the like.
- the wiring layer and the source wiring layer may be formed over the oxide insulating layer 407 without providing a protective insulating layer.
- the source wiring layer 422 is provided over the oxide insulating layer 407
- the wiring layers 417 a and 417 b are provided in openings formed in the oxide insulating layer 407 .
- the wiring layer may have a single-layer structure.
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- Embodiment 2 an example of a semiconductor device including a thin film transistor having a structure different from that of Embodiment 1 will be described below.
- FIGS. 3 A 1 and 3 A 2 illustrate an example of a plane surface structure of a semiconductor device
- FIG. 3B illustrates an example of a cross-sectional structure of the same.
- a thin film transistor 450 shown in FIGS. 3 A 2 and 3 B is a kind of bottom-gate structure called a channel-protective type (channel-stop type) and is also called an inverted staggered thin film transistor.
- FIG. 3 A 1 is a plane view of an intersection between a gate wiring layer (formed by the same step as a gate electrode layer) and a source wiring layer (formed by the same step as a wiring layer);
- FIG. 3 A 2 is a plane view of the channel-protective type thin film transistor 450 ; and
- FIG. 3B is a cross-sectional view along line C 3 -C 4 and line D 3 -D 4 in FIGS. 3 A 1 and 3 A 2 .
- the thin film transistor 450 which is a channel-protective type thin film transistor, includes a gate electrode layer 451 , a gate insulating layer 402 , an oxide semiconductor layer 452 including at least a channel formation region 453 , a high-resistance source region 454 a , and a high-resistance drain region 454 b , a source electrode layer 455 a , and a drain electrode layer 455 b over a substrate 400 having an insulating surface. Further, an oxide insulating layer 456 which covers the thin film transistor 450 , is in contact with the channel formation region 413 , and functions as a channel protective layer is provided, and a protective insulating layer 408 is provided thereover.
- Openings are formed to reach the source electrode layer 455 a and the drain electrode layer 455 b , in the protective insulating layer 408 .
- Wiring layers 457 a and 458 a are formed in one of the openings and wiring layers 457 b and 458 b are formed in the other of the openings.
- a gate wiring layer 421 and source wiring layers 422 and 423 are stacked with the gate insulating layer 402 , an oxide insulating layer 459 , and the protective insulating layer 408 interposed therebetween.
- the oxide insulating layer 459 is not necessarily provided in the intersection; however, the provision of the oxide insulating layer 459 further distances the gate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased.
- the oxide insulating layers 456 and 459 can be formed by etching an oxide insulating layer, and can be formed by a manufacturing method and a material which are the same as those of the oxide insulating layer 407 described in Embodiment 1.
- the oxide insulating layer is formed by a sputtering method and is processed into the oxide insulating layers 456 and 459 by a photolithography step.
- the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the protective insulating layer which covers the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- the thin film transistor 450 is described as a single-gate thin film transistor, a multi-gate thin film transistor including a plurality of channel formation regions can be formed when needed.
- a process for forming the thin film transistor 450 over a substrate is described below with reference to FIGS. 4A to 4F .
- a conductive film is formed over the substrate 400 having an insulating surface, and a first photolithography step is performed thereon, so that the gate electrode layer 451 and the gate wiring layer 421 are formed.
- a resist mask may be formed by an inkjet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs.
- the gate electrode layer 451 and the gate wiring layer 421 can be formed to have a single-layer structure or a stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- the gate insulating layer 402 is formed over the gate electrode layer 451 and the gate wiring layer 421 .
- a silicon nitride layer having a thickness of less than or equal to 200 nm is formed as the gate insulating layer 402 by a plasma CVD method.
- an oxide semiconductor film is formed to a thickness greater than or equal to 2 nm and less than or equal to 200 nm over the gate insulating layer 402 , and then, the oxide semiconductor film is processed into an island-shaped oxide semiconductor layer by a second photolithography step.
- the oxide semiconductor film is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target.
- the oxide semiconductor layer is subjected to dehydration or dehydrogenation.
- the temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 400° C. and lower than the strain point of the substrate.
- the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, an oxide semiconductor layer 441 is obtained (see FIG. 4A ).
- Plasma treatment is performed thereon, using a gas such as N 2 O, N 2 , or Ar.
- a gas such as N 2 O, N 2 , or Ar.
- Plasma treatment may be performed using a mixture gas of oxygen and argon as well.
- an oxide insulating layer is formed over the gate insulating layer 402 and the oxide semiconductor layer 441 .
- a resist mask is formed by a third photolithography step, the oxide insulating layer is selectively etched to form the oxide insulating layer 456 and the oxide insulating layer 459 , and then, the resist mask is removed.
- a 200-nm-thick silicon oxide film is deposited as each of the oxide insulating layer 456 and the oxide insulating layer 459 by a sputtering method.
- the substrate temperature in the film deposition may be greater than or equal to room temperature and less than or equal to 300° C.; in this embodiment, the temperature is 100° C.
- the silicon oxide film can be deposited by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere including a rare gas (typically argon) and oxygen.
- a silicon oxide target or a silicon target can be used as a target.
- a silicon oxide film can be formed by a sputtering method in an atmosphere including oxygen and nitrogen.
- an inorganic insulating film that includes impurities such as moisture, a hydrogen ion, and OH ⁇ as less as possible and blocks entry of these from the outside may be used; typically, a silicon oxide film, a silicon nitride oxide film, an aluminum oxide film, an aluminum oxynitride film, or the like is used.
- second heat treatment may be performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.).
- the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere.
- the second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the oxide insulating layer 456 .
- the oxide semiconductor layer 441 which is provided with the oxide insulating layer 456 and is partly exposed is further subjected to heat treatment in a nitrogen atmosphere or an inert gas atmosphere or under a reduced pressure.
- heat treatment is performed in a nitrogen atmosphere at 250° C. for one hour.
- an oxide semiconductor layer 452 including regions with different resistances (indicated as a shaded region and a white region in FIG. 4B ) is formed.
- a metal conductive film is formed over the gate insulating layer 402 , the oxide semiconductor layer 452 m and the oxide insulating layer 456 .
- a resist mask is formed by a fourth photolithography step, the metal conductive film is selectively etched to form the source electrode layer 455 a and the drain electrode layer 455 b , and then, the resist mask is removed (see FIG. 4C ).
- the source electrode layer 455 a and the drain electrode layer 455 b are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- the source electrode layer 455 a and the drain electrode layer 455 b are formed using a material including a metal with a high oxygen affinity. It is preferable that the metal with a high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source electrode layer 455 a and the drain electrode layer 455 b.
- a heat-resistant conductive material may be used in the source electrode layer 455 a and the drain electrode layer 455 b .
- the change of properties or degradation of the source electrode layer 455 a and the drain electrode layer 455 b can be prevented even when thermal treatment is performed after the formation of the source electrode layer 455 a and the drain electrode layer 455 b.
- the heat-resistant conductive material an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used.
- a conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- the source electrode layer 455 a and the drain electrode layer 455 b may include a metal oxide layer.
- a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- the source electrode layer 455 a and the drain electrode layer 455 b When the source electrode layer 455 a and the drain electrode layer 455 b are as thin as light is transmitted, the source electrode layer 455 a and the drain electrode layer 455 b have light-transmitting properties.
- the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state.
- the channel formation region 453 overlapping the gate electrode layer 451 becomes I-type, and the high-resistance source region 454 a which overlaps the source electrode layer 455 a and the high-resistance drain region 454 b which overlaps the drain electrode layer 455 b are formed in a self-aligned manner.
- the thin film transistor 450 is formed.
- heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air.
- the heat treatment is performed at 150° C. for 10 hours.
- This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature.
- This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- the high-resistance drain region 454 b (and the high-resistance source region 454 a ) in part(s) of the oxide semiconductor layer, which overlaps/overlap the drain electrode layer 455 b (and the source electrode layer 455 a ), reliability of the thin film transistor can be improved. Specifically, by the formation of the high-resistance drain region 454 b , the conductivity can be gradually changed from the drain electrode layer 455 b to the high-resistance drain region 454 b and the channel formation region in this order.
- the transistor when the transistor operates with the drain electrode layer 455 b connected to a wiring that supplies a high power supply potential VDD, the transistor can have increased withstand voltage because the high-resistance drain region serves as a buffer even when a high electric field is applied between the gate electrode layer 451 and the drain electrode layer 455 b so that a localized high electric field is not applied to the transistor.
- the protective insulating layer 408 is formed over the source electrode layer 455 a , the drain electrode layer 455 b , the oxide insulating layer 456 , and the oxide insulating layer 459 .
- a silicon nitride film is formed by an RF sputtering method.
- An RF sputtering method is preferable as the formation method of the protective insulating layer 408 because of high productivity.
- the protective insulating layer 408 is formed using an inorganic insulating film which includes impurities such as moisture, a hydrogen ion, and OH ⁇ as less as possible and blocks entry of these from the outside; for example, a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, an aluminum oxynitride film, or the like is used.
- the protective insulating layer 408 is formed using a silicon nitride film (see FIG. 4D ).
- An oxide insulating layer may be formed over the source electrode layer 455 a , the drain electrode layer 455 b , the oxide insulating layer 456 , and the oxide insulating layer 459 , and the protective insulating layer 408 may be stacked over the oxide insulating layer 408 .
- a planarization insulating layer 409 as shown in FIG. 6A may be provided. The provision of the planarization insulating layer 409 further distances the gate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased.
- a fifth photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the protective insulating layer 408 , so that openings 467 a and 467 b reaching the source electrode layer 455 a and the drain electrode layer 455 b are formed (see FIG. 4E ).
- a stacked-layer conductive layer is formed in the openings 467 a and 467 b so as to be in contact with the source electrode layer 455 a and the drain electrode layer 455 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a sixth photolithography step.
- the stacked-layer conductive layer is selectively etched to form the wiring layers 457 a , 457 b , 458 a , and 458 b , and the source wiring layers 422 and 423 in the intersection (see FIG. 4F ).
- the wiring layers 457 a , 457 b , 458 a , and 458 b are formed using conductive films having resistances lower than that of the source and drain electrode layers.
- the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- an aluminum film is used as each of the wiring layers 457 a and 457 b which are first wiring layers and a titanium film is used as each of the wiring layers 458 a and 458 b which are second wiring layers.
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- FIGS. 5A to 5F are the same as FIGS. 1 A 1 , 1 A 2 , and FIG. 1B and FIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted.
- a mask layer formed using a multi-tone mask is used in a photolithography step.
- a mask layer formed with the use of a multi-tone mask has a plurality of film thicknesses and further can be changed in shape by performing etching on the mask layer, the mask layer can be used in a plurality of etching steps for processing into different patterns. Therefore, a mask layer corresponding at least two kinds of different patterns can be formed by one multi-tone mask. Thus, the number of light-exposure masks can be reduced and the number of photolithography steps can be also reduced accordingly, whereby simplification of a process can be realized.
- a gate wiring layer 421 and a gate electrode layer 481 are formed over a substrate 400 by a first photolithography step, and a gate insulating layer 402 is stacked thereover.
- An oxide semiconductor film is formed over the gate insulating layer 402 .
- the oxide semiconductor film is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target.
- the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour in order for dehydration or dehydrogenation, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, an oxide semiconductor film 465 is obtained
- a metal conductive film 466 is formed over the oxide semiconductor film 465 by a sputtering method or a vacuum evaporation method (see FIG. 5A ).
- the metal conductive film 466 is a conductive film which forms a source and drain electrode layers. It is preferable that the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- the source and drain electrode layers are formed using a material including a metal with a high oxygen affinity. It is preferable that the metal with a high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- a heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- the heat-resistant conductive material an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used.
- a conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- the source and drain electrode layers may include a metal oxide layer.
- a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- the source and drain electrode layers When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- a second photolithography step is performed, so that a resist mask 460 is formed over the oxide semiconductor film 465 and the metal conductive film 466 .
- a high-tone mask is used for light exposure to form the resist mask 460 .
- a resist is formed in order to form the resist mask 460 .
- a positive type resist or a negative type resist can be used.
- a positive type resist is used.
- the resist may be formed by a spin coating method or may be selectively formed by an inkjet method. When the resist is selectively formed by an inkjet method, a resist can be prevented from being formed in an unintended portion, which results in reducing waste of the material.
- the resist is irradiated with light with the use of a multi-tone mask 81 as a light-exposure mask, so that the resist is exposed to light.
- a multi-tone mask enables three levels of light exposure to form an exposed portion, a half-exposed portion, and an unexposed portion: a multi-tone mask is a photomask through which light is transmitted to have a plurality of intensities.
- a resist mask with regions of plural thicknesses typically, two kinds of thicknesses
- the number of photomasks can be reduced.
- Typical examples of the multi-tone mask are a gray-tone mask 81 a shown in FIG. 25A and a half-tone mask 81 b shown in FIG. 25C .
- the gray-tone mask 81 a includes a light-transmitting substrate 83 , and a light-blocking portion 84 and a diffraction grating 85 that are formed on the light-transmitting substrate 83 .
- the light transmittance of the light-blocking portion 84 is 0%.
- the diffraction grating 85 has a light-transmitting portion in a slit form, a dot form, a mesh form, or the like with intervals that are less than or equal to the resolution limit of light used for the exposure, whereby the light transmittance can be controlled.
- the diffraction grating 85 can be in a slit form, a dot form, or a mesh form with regular intervals; or in a slit form, a dot form, or a mesh form with irregular intervals.
- a light-transmitting substrate such as a quartz substrate can be used.
- the light-blocking portion 84 and the diffraction grating 85 can be formed using a light-blocking material that absorbs light, such as chromium or chromium oxide.
- a light transmittance 86 of the light-blocking portion 84 is 0% and the light transmittance 86 of a region where none of the light-blocking portion 84 and the diffraction grating 85 are provided is 100% as shown in FIG. 25B .
- the light transmittance 86 of the diffraction grating 85 can be controlled in the range of 10% to 70%.
- the light transmittance of the diffraction grating 85 can be controlled by adjusting the interval or pitch of slits, dots, or meshes of the diffraction grating.
- the half-tone mask 81 b includes a light-transmitting substrate 83 , and a semi-light-transmitting portion 87 and a light-blocking portion 88 that are formed on the light-transmitting substrate 83 .
- the semi-light-transmitting portion 87 can be formed using MoSiN, MoSi, MoSiO, MoSiON, CrSi, or the like.
- the light-blocking portion 88 can be formed using a light-blocking material that absorbs light, such as chromium or chromium oxide.
- a light transmittance 89 of the light-blocking portion 88 is 0% and the light transmittance 89 of a region where none of the light-blocking portion 88 and the semi-light-transmitting portion 87 are provided is 100% as shown in FIG. 25D .
- the light transmittance 89 of the semi-light-transmitting portion 87 can be controlled in the range of 10% to 70%.
- the light transmittance of the semi-light-transmitting portion 87 can be controlled by a material of the semi-light-transmitting portion 87 .
- the resist mask 460 with regions having different thicknesses can be formed as shown in FIG. 5B .
- a first etching step is performed using the resist mask 460 , so that the oxide semiconductor film 465 and the metal conductive film 466 are etched into island shapes. As a result, an oxide semiconductor layer 461 and a metal conductive layer 462 can be formed (see FIG. 5B ).
- Each material and etching conditions of the etching on the metal conductive layer 462 are adjusted as appropriate such that the oxide semiconductor layer 461 is not removed by the etching.
- a Ti film is used as the metal conductive layer 462 ; an In—Ga—Zn—O-based oxide is used for the oxide semiconductor layer 461 ; and an ammonia hydrogen peroxide solution (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used as an etchant.
- an ammonia hydrogen peroxide solution a mixed solution of ammonia, water, and a hydrogen peroxide solution
- the etching of the metal conductive film and the oxide semiconductor film may be dry etching, without being limited to wet etching.
- etching gas for dry etching a gas containing chlorine (chlorine-based gas such as chlorine (Cl 2 ), boron chloride (BCl 3 ), silicon chloride (SiCl 4 ), or carbon tetrachloride (CCl 4 )) is preferably used.
- a gas containing fluorine fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur fluoride (SF 6 ), nitrogen fluoride (NF 3 ), or trifluoromethane (CHF 3 )); hydrogen bromide (HBr); oxygen (O 2 ); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like.
- fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur fluoride (SF 6 ), nitrogen fluoride (NF 3 ), or trifluoromethane (CHF 3 )
- hydrogen bromide HBr
- oxygen O 2
- a dry etching method a parallel plate RIE (reactive ion etching) method or an ICP (inductively coupled plasma) etching method can be used.
- the etching condition the amount of electric power applied to a coil-shaped electrode, the amount of electric power applied to an electrode on a substrate side, the temperature of the electrode on the substrate side, or the like.
- ITO07N (produced by KANTO CHEMICAL CO., INC.) may be used.
- the etchant used in the wet etching is removed together with the material which is etched off, by cleaning.
- the waste liquid including the etchant and the material etched off may be purified and the material may be reused.
- a material such as indium included in the oxide semiconductor layer may be collected from the waste liquid after the etching and reused, thereby efficiently using resources and reducing the cost.
- the etching conditions (such as an etchant, etching time, and temperature) are adjusted as appropriate depending on the material in order to etch into an appropriate shape.
- the resist masks 463 a and 436 b are removed, and an oxide insulating layer 407 which functions as a protective insulating film which is in contact with part of the oxide semiconductor layer 461 is formed.
- an oxide insulating layer 407 which functions as a protective insulating film which is in contact with part of the oxide semiconductor layer 461 is formed.
- a 200-nm-thick silicon oxide film is deposited as the oxide insulating layer 407 by a sputtering method.
- second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.).
- the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere.
- the second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the oxide insulating layer 407 .
- the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state.
- a channel formation region 483 overlapping the gate electrode layer 481 becomes I-type, and a high-resistance source region 484 a which overlaps the source electrode layer 485 a and a high-resistance drain region 484 b which overlaps the drain electrode layer 485 b are formed in a self-aligned manner.
- a thin film transistor 480 is formed.
- heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air.
- the heat treatment is performed at 150° C. for 10 hours.
- This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature.
- This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- a protective insulating layer 408 is formed over the oxide insulating layer 407 .
- the protective insulating layer 408 is formed using a silicon nitride film as the protective insulating layer (see FIG. 5D ).
- a third photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the oxide insulating layer 407 and the protective insulating layer 408 , so that openings 464 a and 464 b reaching the source electrode layer 485 a and the drain electrode layer 485 b are formed (see FIG. 5E ).
- a stacked-layer conductive layer is formed in the openings 464 a and 464 b so as to be in contact with the source electrode layer 485 a and the drain electrode layer 485 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a fourth photolithography step.
- the stacked-layer conductive layer is selectively etched to form wiring layers 487 a , 487 b , 488 a , and 488 b , and source wiring layers 422 and 423 in the intersection (see FIG. 5F ).
- the wiring layers 487 a , 487 b , 488 a , and 488 b are formed using conductive films having resistances lower than that of the source and drain electrode layers.
- the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
- an aluminum film is used as each of the wiring layers 487 a and 487 b which are first wiring layers and a titanium film is used as each of the wiring layers 488 a and 488 b which are second wiring layers.
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- This embodiment can be implemented combining with another embodiment as appropriate.
- Embodiment 4 an example in which a gate electrode layer is formed using a light-transmitting conductive material in Embodiment 1 will be described with reference to FIG. 7 . Therefore, the same as Embodiment 1 can be applied, and the description of the same portions as Embodiment 1 and portions and steps having similar functions to Embodiment 1 are omitted.
- FIG. 7 is the same as FIGS. 1 A 1 , 1 A 2 , and FIG. 1B and FIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted.
- a thin film transistor 430 shown in FIG. 7 is a channel-etched thin film transistor, and includes a gate electrode layer 431 , a gate insulating layer 402 , an oxide semiconductor layer 432 including at least a channel formation region 433 , a high-resistance source region 434 a , and a high-resistance drain region 434 b , a source electrode layer 435 a , and a drain electrode layer 435 b over a substrate 400 having an insulating surface. Further, an oxide insulating layer 407 which covers the thin film transistor 430 and is in contact with the channel formation region 433 is provided, and a protective insulating layer 408 is provided thereover.
- An opening (a contact hole) is formed to reach the source electrode layer 435 a , in the oxide insulating layer 407 and the protective insulating layer 408 .
- Wiring layers 437 and 438 are formed in the opening.
- a gate wiring layer 421 and source wiring layers 422 and 423 are stacked with the gate insulating layer 402 , the oxide insulating layer 407 , and the protective insulating layer 408 interposed therebetween.
- the opening and the wiring layer may be provided in a region which does not overlap the oxide semiconductor layer 432 .
- the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the insulating layer which covers the oxide semiconductor layer of the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- a planarization insulating layer 409 is provided over the wiring layer 438 , the source wiring layer 423 , and the protective insulating layer 408 , and a pixel electrode layer 427 is provided over the planarization insulating layer 409 .
- the pixel electrode layer 427 is in contact with the wiring layer 438 through the opening formed in the planarization insulating layer 409 , and the thin film transistor 430 is electrically connected to the pixel electrode layer 427 through the wiring layers 437 and 438 .
- the source electrode layer 435 a and the drain electrode layer 435 b each can be formed as a light-transmitting conductive film by using a thin metal conductive film.
- the gate electrode layer 431 in the thin film transistor 430 is also formed using a light-transmitting conductive film.
- a conductive material that transmits visible light can be used.
- any of the following metal oxides can be used: an In—Sn—O-based metal oxide; an In—Sn—Zn—O-based metal oxide; an In—Al—Zn—O-based metal oxide; a Sn—Ga—Zn—O-based metal oxide; an Al—Ga—Zn—O-based metal oxide; a Sn—Al—Zn—O-based metal oxide; an In—Zn—O-based metal oxide; a Sn—Zn—O-based metal oxide; an Al—Zn—O-based metal oxide; an In—O-based metal oxide; a Sn—O-based metal oxide; and a Zn—O-based metal oxide.
- the thickness thereof is set in the range of greater than or equal to 50 nm and less than or equal to 300 nm as appropriate.
- a deposition method of the metal oxide used for the gate electrode layer 431 a sputtering method, a vacuum evaporation method (an electron beam evaporation method or the like), an arc discharge ion plating method, or a spray method is used.
- deposition be performed using a target containing SiO 2 at 2 wt % to 10 wt % both inclusive and SiO x (x>0) which inhibits crystallization be contained in the light-transmitting conductive film so as to prevent crystallization at the time of heat treatment for dehydration or dehydrogenation in a later step.
- the thin film transistor 430 can be formed as a light-transmitting thin film transistor.
- the pixel electrode layer 427 is formed using a conductive film that transmits visible light, so that a display device having a high aperture ratio is realized.
- a conductive film that transmits visible light it is preferable to use films that transmit visible light to form the gate insulating layer 402 , the oxide insulating layer 407 , and the protective insulating layer 408 .
- a film that transmits visible light means a film having a thickness at which the transmittance of visible light is 75% to 100%.
- the film is also referred to as a transparent conductive film.
- a conductive film that is semi-transparent to visible light may be used as a metal oxide applied to the gate electrode layer, the source electrode layer, the drain electrode layer, the pixel electrode layer, or another electrode layer or another wiring layer.
- Semi-transparency to visible light means that the transmittance of visible light is 50% to 75%.
- the aperture ratio can be improved. Particularly for small liquid crystal display panels of 10 inches or smaller, a high aperture ratio can be achieved even when the size of a pixel is decreased in order to realize higher definition of display images by increasing the number of gate wirings, for example. Further, by using a light-transmitting film for a component in the thin film transistor 430 , a high aperture ratio can be achieved even when one pixel is divided into a plurality of sub-pixels in order to realize a wide viewing angle. That is, a high aperture ratio can be maintained even when a group of high-density thin film transistors is arranged, and the display region can have a sufficient area.
- the aperture ratio can be improved because the thin film transistor has light-transmitting properties.
- a storage capacitor may be formed using the same material by the same step as the component in the thin film transistor so that the storage capacitor can have light-transmitting properties, by which the aperture ratio can be further improved.
- This embodiment can be implemented combining with another embodiment as appropriate.
- FIG. 8 is the same as FIGS. 1 A 1 , 1 A 2 , and FIG. 1B and FIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted.
- a gate wiring layer 421 and a gate electrode layer 471 are formed over a substrate 400 , and a gate insulating layer 402 is stacked thereover.
- an oxide semiconductor film is formed, and is processed into an island-shaped oxide semiconductor layer by a photolithography step.
- the temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 425° C.
- the heat treatment time may be one hour or less, whereas in the case where the temperature is lower than 425° C., the heat treatment time is longer than one hour.
- the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air.
- an oxide semiconductor layer is obtained.
- a high-purity oxygen gas, a high-purity N 2 O gas, or an ultra-dry air (with a dew point of ⁇ 40° C. or less, preferably ⁇ 60° C. or less) is introduced into the same furnace and cooling is performed. It is preferable that water, hydrogen, and the like be included as less as possible in the oxygen gas or the N 2 O gas.
- the oxygen gas or the N 2 O gas introduced into the heat treatment apparatus have a purity of 6N (99.9999%) or more, more preferably 7N (99.99999%) or more (that is, the impurity concentration in the oxygen gas or the N 2 O gas be set to 1 ppm or less, more preferably 0.1 ppm or less).
- the heat treatment apparatus is not limited to the electric furnace, an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used, for example.
- An LRTA apparatus is an apparatus for heating an object by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp.
- the LRTA apparatus may be provided with a device that heats an object to be processed by heat conduction or heat radiation from not only a lamp but also a heater such as a resistance heater.
- a GRTA is a method for performing heat treatment using a high-temperature gas.
- a gas an inert gas which does not react with an object to be processed by heat treatment, such as nitrogen or a rare gas such as argon is used.
- Heat treatment may be performed at 600° C. to 750° C. for several minutes using an RTA method.
- heat treatment may be performed at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., preferably at a temperature higher than or equal to 200° C. and lower than or equal to 300° C., in an oxygen gas atmosphere or a N 2 O gas atmosphere.
- the first heat treatment of the oxide semiconductor layer can be performed on the oxide semiconductor film before it is processed into the island-shaped oxide semiconductor layer.
- the substrate is taken out of the heat apparatus and a photolithography step is performed thereon.
- the whole oxide semiconductor film is made into an oxygen-excess state to have higher resistance, that is, become an I-type oxide semiconductor film. Accordingly, an oxide semiconductor layer 472 whose entire region has I-type conductivity is formed.
- a resist mask is formed by a photolithography step over the oxide semiconductor layer 472 , and is selectively etched to form a source electrode layer 475 a and a drain electrode layer 475 b , and then, an oxide insulating layer 407 is formed by a sputtering method.
- heat treatment may be performed in an inert gas atmosphere or a nitrogen gas atmosphere (preferably at a temperature higher than or equal to 150° C. and lower than 350° C.).
- heat treatment is performed in a nitrogen atmosphere at 250° C. for one hour.
- heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air. In this embodiment, the heat treatment is performed at 150° C. for 10 hours.
- This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature.
- This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- a protective insulating layer 408 is formed over the oxide insulating layer 407 .
- a photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the oxide insulating layer 407 and the protective insulating layer 408 , so that openings reaching the source electrode layer 475 a and the drain electrode layer 475 b are formed.
- a stacked-layer conductive layer is formed in the openings so as to be in contact with the source electrode layer 475 a and the drain electrode layer 475 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a photolithography step.
- the stacked-layer conductive layer is selectively etched to form wiring layers 477 a , 477 b , 478 a , and 478 b , and source wiring layers 422 and 423 in the intersection (see FIG. 8 ).
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- This embodiment can be implemented combining with another embodiment as appropriate.
- Embodiment 6 an example in which oxide conductive layers serving as a source and drain regions are provided between an oxide semiconductor layer and a source and drain electrode layers in Embodiment 1 will be described with reference to FIG. 9 . Therefore, the same as Embodiment 1 can be applied, and the description of the same portions as Embodiment 1 and portions and steps having similar functions to Embodiment 1 are omitted.
- FIG. 9 is the same as FIGS. 1 A 1 , 1 A 2 , and FIG. 1B and FIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted.
- a thin film transistor 469 shown in FIG. 9 is a channel-etched thin film transistor, and includes a gate electrode layer 411 , a gate insulating layer 402 , an oxide semiconductor layer 412 including at least a channel formation region 413 , a high-resistance source region 414 a , and a high-resistance drain region 414 b , oxide conductive layers 416 a and 416 b , a source electrode layer 415 a , and a drain electrode layer 415 b over a substrate 400 having an insulating surface. Further, an oxide insulating layer 407 which covers the thin film transistor 469 and is in contact with the channel formation region 413 is provided, and a protective insulating layer 408 is provided thereover.
- a gate wiring layer 421 and the gate electrode layer 411 are formed over the substrate 400 , and the gate insulating layer 402 is stacked thereover.
- An oxide semiconductor film is formed over the gate insulating layer 402 to form an oxide semiconductor layer which is dehydrated or dehydrogenated.
- the oxide conductive layers 416 a and 416 b are formed over the dehydrated or dehydrogenated oxide semiconductor layer. Described in this embodiment is an example in which the oxide conductive layers 416 a and 416 b is processed into appropriate shapes by the same photolithography step as the oxide semiconductor layer; however, the oxide conductive layers 416 a and 416 b may be processed into the appropriate shapes by the same photolithography step as the source electrode layer and the drain electrode layer.
- a sputtering method As the formation method of the oxide conductive layers 416 a and 416 b , a sputtering method, a vacuum evaporation method (an electron beam evaporation method or the like), an arc discharge ion plating method, or a spray method can be used. It is preferable that a material of each of the oxide conductive layers 416 a and 416 b contain zinc oxide as a component and does not contain indium oxide. As such a material for the oxide conductive layers 416 a and 416 b , zinc oxide, zinc aluminum oxide, zinc aluminum oxynitride, gallium zinc oxide, or the like can be used.
- each of the oxide conductive layers is set as appropriate in a range greater than or equal to 50 nm and less than or equal to 300 nm.
- the oxide conductive layers 416 a and 416 b are formed as follows: processing into an appropriate shape is performed by the same photolithography step as the oxide semiconductor layer; and etching is performed using the source electrode layer 415 a and the drain electrode layer 415 b as masks.
- the oxide conductive layers 416 a and 416 b containing zinc oxide as a component can be easily etched with an alkaline solution such as a resist stripping solution, for example.
- Etching treatment for dividing the oxide conductive layer to form a channel formation region is performed by utilizing the difference in etching rates between the oxide semiconductor layer and the oxide conductive layer.
- the oxide conductive layer over the oxide semiconductor layer is selectively etched utilizing a higher etching rate of the oxide conductive layer as compared with the oxide semiconductor layer.
- a resist mask used for forming the source electrode layer 415 a and the drain electrode layer 415 b be removed by an ashing step.
- etching conditions such as the kind of the etchant, the concentration, and the etching time
- etching conditions are adjusted as appropriate so that the oxide conductive layers and the oxide semiconductor layer are not etched off too much.
- the oxide conductive layer 416 b which is provided between the oxide semiconductor layer 412 and the drain electrode layer 415 b which is formed using a metal material also functions as a low-resistance drain (LRD, also referred to as an LRN (low-resistance n-type conductivity)) region.
- the oxide conductive layer 416 a which is provided between the oxide semiconductor layer 412 and the source electrode layer 415 a which is formed using a metal material also functions as a low-resistance source (LRS, also referred to as an LRN (low-resistance n-type conductivity)) region.
- LRN low-resistance n-type conductivity
- the carrier concentration of the low-resistance drain region is higher than that of the high-resistance drain region (HRD region), and is preferably in the range of 1 ⁇ 10 20 /cm 3 to 1 ⁇ 10 21 /cm 3 both inclusive.
- the oxide conductive layers are provided as the source region and the drain region between the oxide semiconductor layer and the source and drain electrode layers, the resistance of the source region and the drain region can be decreased and high-speed operation of the transistor can be realized. It is effective to use the oxide conductive layers as the source and drain regions in order to improve the frequency characteristics of a peripheral circuit (driver circuit). This is because the contact between a metal electrode (e.g., Ti) and an oxide conductive layer can reduce the contact resistance as compared with the contact between a metal electrode (e.g., Ti) and an oxide semiconductor layer.
- a metal electrode e.g., Ti
- Mo molybdenum
- Mo/Al/Mo molybdenum
- the contact resistance can be reduced by interposing an oxide conductive layer between the oxide semiconductor layer and the source and drain electrode layers; accordingly, the frequency characteristics of a peripheral circuit (driver circuit) can be improved.
- the channel length of the thin film transistor is determined at the time of etching of the oxide conductive layer; accordingly, the channel length can be further shortened.
- the channel length (L) can be set as small as 0.1 ⁇ m to 2 ⁇ m both inclusive; in this manner, operation speed can be increased.
- This embodiment can be implemented combining with any another embodiment as appropriate.
- a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- a semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- FIG. 10 illustrates an example in which an oxide semiconductor layer is surrounded by a nitride insulating film when seen in a cross section thereof.
- FIG. 10 is the same as FIGS. 1 A 1 , 1 A 2 , and FIG. 1 B except that there is differences in the top surface shape and the position of the end portion of an oxide insulating layer and in the structure of a gate insulating layer; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted.
- a thin film transistor 410 shown in FIG. 10 is a channel-etched thin film transistor, and includes a gate electrode layer 411 , a first gate insulating layer 492 a which is formed using a nitride insulating film, a second gate insulating layer 492 b which is formed using an oxide insulating film, an oxide semiconductor layer 412 including at least a channel formation region 413 , a high-resistance source region 414 a , and a high-resistance drain region 414 b , a source electrode layer 415 a , and a drain electrode layer 415 b over a substrate 400 having an insulating surface. Further, an oxide insulating layer 497 b which covers the thin film transistor 410 and is in contact with the channel formation region of the oxide semiconductor layer 412 is provided. A protective insulating layer 498 is provided over the oxide insulating layer 497 b.
- Openings are formed to reach the source electrode layer 415 a and the drain electrode layer 415 b , in the oxide insulating layer 487 b and the protective insulating layer 498 .
- Wiring layers 417 a and 418 a are formed in one of the openings and wiring layers 417 b and 418 b are formed in the other of the openings.
- a gate wiring layer 421 and source wiring layers 422 and 423 are stacked with the gate insulating layer 402 , the oxide insulating layer 497 a , and the protective insulating layer 498 interposed therebetween.
- the gate insulating layer has a stacked-layer structure in which the nitride insulating film and the oxide insulating film are stacked on the gate electrode layer side.
- the oxide insulating film of the second gate insulating layer is also selectively removed to expose part of the nitride insulating film.
- At least the oxide semiconductor layer 412 is inside of the oxide insulating layer 497 b and the second gate insulating layer 492 b , and the oxide insulating layer 497 b and the second gate insulating layer 492 b cover the thin film transistor.
- the protective insulating layer 498 formed using the nitride insulating film is formed so as to cover the top surface and side surface of the oxide insulating layer 497 b and be in contact with the nitride insulating film of the first gate insulating layer 492 a.
- an inorganic insulating film which contains impurities such as moisture, a hydrogen ion, and OH ⁇ as less as possible and blocks entry of the impurities from the outside is used: for example, a silicon nitride film, a silicon oxynitride film, an aluminum nitride film, or an aluminum oxynitride film obtained by a sputtering method or a plasma CVD method is used.
- the protective insulating layer 498 formed using the nitride insulating film a silicon nitride film with a thickness of 100 nm is provided by an RF sputtering method so as to cover the top surface and side surface of the oxide semiconductor layer 412 .
- the protective insulating layer 498 is in contact with the first gate insulating layer 492 a formed using the nitride insulating film.
- one thin film transistor is surrounded by the nitride insulating film; however, the present invention is not particularly limited: a plurality of thin film transistors may be surrounded by a nitride insulating film, or a plurality of thin film transistors in a pixel portion may be collectively surrounded by a nitride insulating film.
- a region where the protective insulating layer 498 and the first gate insulating layer 492 a are in contact with each other is formed so as to surround at least a pixel portion of an active matrix substrate.
- This embodiment can be implemented combining with another embodiment as appropriate.
- Embodiment 8 an example of manufacturing an active matrix light-emitting display device using a thin film transistor and a light-emitting element using electroluminescence, according to any of Embodiments 1 to 7 will be described.
- Light-emitting elements using electroluminescence are classified according to whether a light-emitting material is an organic compound or an inorganic compound.
- a light-emitting material is an organic compound or an inorganic compound.
- the former is referred to as an organic EL element
- the latter is referred to as an inorganic EL element.
- an organic EL element In an organic EL element, by application of voltage to the light-emitting element, electrons and holes are separately injected from a pair of electrodes into a layer containing a light-emitting organic compound, and current flows. The carriers (electrons and holes) are recombined, and thus, the light-emitting organic compound is excited. The light-emitting organic compound returns to the ground state from the excited state, thereby emitting light. Owing to such a mechanism, this light-emitting element is called a current-excitation light-emitting element.
- the inorganic EL elements are classified according to their element structures into a dispersion-type inorganic EL element and a thin-film inorganic EL element.
- a dispersion-type inorganic EL element has a light-emitting layer where particles of a light-emitting material are dispersed in a binder, and its light emission mechanism is donor-acceptor recombination type light emission that utilizes a donor level and an acceptor level.
- a thin-film inorganic EL element has a structure where a light-emitting layer is sandwiched between dielectric layers, which are further sandwiched between electrodes, and its light emission mechanism is localized type light emission that utilizes inner-shell electron transition of metal ions.
- an organic EL element is used as a light-emitting element for description.
- FIG. 11 illustrates an example of a pixel configuration to which digital time grayscale driving can be applied, as an example of a semiconductor device.
- one pixel includes two n-channel transistors each of which includes a channel formation region using an oxide semiconductor layer.
- a pixel 6400 includes a switching transistor 6401 , a driving transistor 6402 , a light-emitting element 6404 , and a capacitor 6403 .
- a gate of the switching transistor 6401 is connected to a scan line 6406
- a first electrode (one of a source electrode and a drain electrode) of the switching transistor 6401 is connected to a signal line 6405
- a second electrode (the other of the source electrode and the drain electrode) of the switching transistor 6401 is connected to a gate of the driving transistor 6402 .
- the gate of the driving transistor 6402 is connected to a power supply line 6407 via the capacitor 6403 , a first electrode of the driving transistor 6402 is connected to the power supply line 6407 , and a second electrode of the driving transistor 6402 is connected to a first electrode (pixel electrode) of the light-emitting element 6404 .
- a second electrode of the light-emitting element 6404 corresponds to a common electrode 6408 .
- the common electrode 6408 is electrically connected to a common potential line provided over the same substrate.
- the second electrode (common electrode 6408 ) of the light-emitting element 6404 is set to a low power supply potential.
- the low power supply potential is a potential satisfying the low power supply potential ⁇ a high power supply potential with reference to the high power supply potential that is set to the power supply line 6407 .
- GND, 0 V, or the like may be employed, for example.
- a potential difference between the high power supply potential and the low power supply potential is applied to the light-emitting element 6404 and current is supplied to the light-emitting element 6404 , so that the light-emitting element 6404 emits light.
- each potential is set so that the potential difference between the high power supply potential and the low power supply potential is a forward threshold voltage or higher of the light-emitting element 6404 .
- the capacitor 6403 can be omitted by alternatively using the gate capacitance of the driving transistor 6402 .
- the gate capacitance of the driving transistor 6402 may be formed between the channel region and the gate electrode.
- a video signal is input to the gate of the driving transistor 6402 so that the driving transistor 6402 is in either of two states of being sufficiently turned on or turned off. That is, the driving transistor 6402 operates in a linear region. Since the driving transistor 6402 operates in the linear region, a voltage higher than the voltage of the power supply line 6407 is applied to the gate of the driving transistor 6402 . A voltage higher than or equal to (voltage of the power supply line+Vth of the driving transistor 6402 ) is applied to the signal line 6405 .
- the same pixel configuration as FIG. 11 can be used by changing an input signal.
- a voltage higher than or equal to (forward voltage of the light-emitting element 6404 +Vth of the driving transistor 6402 ) is applied to the gate of the driving transistor 6402 .
- the forward voltage of the light-emitting element 6404 refers to a voltage at which a desired luminance is obtained, and includes at least a forward threshold voltage.
- a video signal by which the driving transistor 6402 operates in a saturation region is input, so that current can be supplied to the light-emitting element 6404 .
- the potential of the power supply line 6407 is set higher than the gate potential of the driving transistor 6402 .
- the pixel configuration illustrated in FIG. 11 is not limited thereto.
- a switch, a resistor, a capacitor, a transistor, a logic circuit, or the like may be added to the pixel illustrated in FIG. 11 .
- Driving TFTs 7001 , 7011 , and 7021 used for semiconductor devices illustrated in FIGS. 12A, 12B, and 12C can be manufactured in a manner similar to that of the thin film transistor described in Embodiment 4 and are light-transmitting thin film transistors each including an oxide semiconductor layer.
- At least one of an anode and a cathode transmits light.
- a thin film transistor and the light-emitting element are formed over a substrate.
- structures of the light-emitting element there are the following: a top emission structure in which light emission is extracted through the surface opposite to the substrate; a bottom emission structure in which light emission is extracted through the surface on the substrate side; and a dual emission structure in which light emission is extracted through the surface opposite to the substrate and the surface on the substrate side.
- the pixel configuration shown in FIG. 11 can be applied to a light-emitting element having any of these emission structures.
- a light-emitting element having a bottom emission structure will be described with reference to FIG. 12A .
- FIG. 12A is a cross-sectional view of a pixel in the case where the driving TFT 7011 is an n-channel TFT and light is emitted from a light-emitting element 7012 to a first electrode 7013 side.
- wiring layers 7018 a and 7018 b which are electrically connected to a drain electrode layer of the driving TFT 7011 are formed, and a planarization insulating layer 7036 is formed thereover.
- the wiring layer 7018 b is in contact with a light-transmitting conductive film 7017 in an opening formed in the planarization insulating layer 7036 and electrically connects the driving TFT 7011 and the light-transmitting conductive film 7017 .
- a first electrode 7013 of a light-emitting element 7012 is formed over the light-transmitting conductive film 7017 , and an EL layer 7014 and a second electrode 7015 are stacked over the first electrode 7013 in this order.
- a light-transmitting conductive film such as a film of indium oxide including tungsten oxide, indium zinc oxide including tungsten oxide, indium oxide including titanium oxide, indium tin oxide including titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added can be used.
- the first electrode 7013 of the light-emitting element can be formed using a variety of materials.
- a material having a low work function such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er.
- the thickness of the first electrode 7013 is a thickness that can transmit light (preferably, about 5 nm to 30 nm).
- a 20-nm-thick aluminum film is used as the first electrode 7013 .
- the light-transmitting conductive film and the aluminum film may be stacked and then selectively etched, so that the light-transmitting conductive film 7017 and the first electrode 7013 may be formed. In that case, etching can be performed with the use of the same mask, which is preferable.
- the periphery of the first electrode 7013 is covered with a partition wall 7019 .
- the partition wall 7019 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that the partition wall 7019 be formed using a photosensitive resin material to have an opening over the first electrode 7013 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as the partition wall 7019 , a step of forming a resist mask can be omitted.
- the EL layer 7014 formed over the first electrode 7013 and the partition wall 7019 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked.
- the EL layer 7014 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over the first electrode 7013 which serves as a cathode. Not all of these layers need to be provided.
- the stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the first electrode 7013 which serves as an anode.
- the first electrode 7013 serve as a cathode and an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer be stacked in this order over the first electrode 7013 because a voltage increase in a driver circuit portion can be suppressed and power consumption can be reduced.
- the second electrode 7015 formed over the EL layer 7014 various materials can be used.
- a material having a high work function such as ZrN, Ti, W, Ni, Pt, Cr, or a light-transmitting conductive material of ITO, IZO, or ZnO.
- a shielding film 7016 for example, a metal which shields light, a metal which reflects light, or the like is provided over the second electrode 7015 .
- an ITO film is used as the second electrode 7015
- a Ti film is used as the shielding film 7016 .
- the light-emitting element 7012 corresponds to a region where the EL layer 7014 including the light-emitting layer is sandwiched between the first electrode 7013 and the second electrode 7015 .
- light emitted from the light-emitting element 7012 is ejected from the first electrode 7013 side as indicated by an arrow.
- a light-transmitting conductive film is used as a gate electrode layer, and light emitted from the light-emitting element 7012 passes through a color filter layer 7033 to be ejected through the substrate.
- the color filter layer 7033 is formed by a droplet discharge method such as an inkjet method, a printing method, an etching method using a photolithography technique, or the like.
- the color filter layer 7033 is covered with an overcoat layer 7034 , and also covered with a protective insulating layer 7035 .
- the overcoat layer 7034 with a thin thickness is shown in FIG. 12A ; however, the overcoat layer 7034 has a function to planarize roughness due to the color filter layer 7033 .
- a contact hole which is formed in the protective insulating layer 7035 , an insulating layer 7032 , and an insulating layer 7031 and which reaches the drain electrode layer is provided so as to overlap the partition wall 7019 .
- wiring layers 7028 a and 7028 b which are electrically connected to a drain electrode layer of a driving TFT 7021 are formed, and a planarization insulating layer 7046 is formed thereover.
- the wiring layer 7028 b is in contact with a light-transmitting conductive film 7027 in an opening formed in the planarization insulating layer 7046 and electrically connects the driving TFT 7021 and the light-transmitting conductive film 7027 .
- a first electrode 7023 of a light-emitting element 7022 is formed over the light-transmitting conductive film 7027 , and an EL layer 7024 and a second electrode 7025 are stacked over the first electrode 7023 in this order.
- a light-transmitting conductive film such as a film of indium oxide including tungsten oxide, indium zinc oxide including tungsten oxide, indium oxide including titanium oxide, indium tin oxide including titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added can be used.
- the first electrode 7023 can be formed using a variety of materials.
- a material having a low work function such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er.
- the first electrode 7023 serves as a cathode and the thickness of the first electrode 7023 is a thickness that can transmit light (preferably, about 5 nm to 30 nm).
- a 20-nm-thick aluminum film is used as the first electrode 7023 .
- the light-transmitting conductive film and the aluminum film may be stacked and then selectively etched, so that the light-transmitting conductive film 7027 and the first electrode 7023 may be formed. In that case, etching can be performed with the use of the same mask, which is preferable.
- the periphery of the first electrode 7023 is covered with a partition wall 7029 .
- the partition wall 7029 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that the partition wall 7029 be formed using a photosensitive resin material to have an opening over the first electrode 7023 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as the partition wall 7029 , a step of forming a resist mask can be omitted.
- the EL layer 7024 formed over the first electrode 7023 and the partition wall 7029 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked.
- the EL layer 7024 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over the first electrode 7023 which serves as a cathode. Not all of these layers need to be provided.
- the stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the first electrode 7023 which serves an anode.
- the first electrode 7023 serve as a cathode and an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer be stacked in this order over the first electrode 7023 because of lower power consumption.
- the second electrode 7025 formed over the EL layer 7024 various materials can be used.
- a material having a high work function such as a light-transmitting conductive material of ITO, IZO, or ZnO.
- an ITO film including silicon oxide is used as the second electrode 7025 which serves as an anode.
- the light-emitting element 7022 corresponds to a region where the EL layer 7024 including the light-emitting layer is sandwiched between the first electrode 7023 and the second electrode 7025 .
- light emitted from the light-emitting element 7022 is ejected from both the second electrode 7025 side and the first electrode 7023 side as indicated by arrows.
- a light-transmitting conductive film is used as a gate electrode layer and light-transmitting thin films are used as the source electrode layer and the drain electrode layer, and light emitted from the light-emitting element 7022 to the first electrode 7023 side can pass through a color filter layer 7043 to be ejected though a substrate.
- the color filter layer 7043 is formed by a droplet discharge method such as an inkjet method, a printing method, an etching method using a photolithography technique, or the like.
- the color filter layer 7043 is covered with an overcoat layer 7044 , and also covered with a protective insulating layer 7045 .
- a contact hole which is formed in a protective insulating layer 7045 , an insulating layer 7042 , and an insulating layer 7041 and which reaches the drain electrode layer is provided so as to overlap the partition wall 7029 .
- a sealing substrate provided with another color filter layer is preferably provided over the second electrode 7025 .
- FIG. 12C is a cross-sectional view of a pixel in the case where a driving TFT 7001 is an n-channel TFT and light is emitted from a light-emitting element 7002 to a second electrode 7005 side.
- wiring layers 7008 a and 7008 b which are electrically connected to a drain electrode layer of the driving TFT 7001 are formed, and a planarization insulating layer 7056 is formed thereover.
- the wiring layer 7008 b is in contact with a first electrode 7003 of the light-emitting element 7002 in an opening formed in the planarization insulating layer 7056 and electrically connects the driving TFT 7001 and the first electrode 7003 of the light-emitting element 7002 .
- An EL layer 7004 and a second electrode 7005 are stacked over the first electrode 7003 in this order.
- the first electrode 7003 can be formed using a variety of materials.
- a material having a low work function such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er.
- the periphery of the first electrode 7003 is covered with a partition wall 7009 .
- the partition wall 7009 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that the partition wall 7009 be formed using a photosensitive resin material to have an opening over the first electrode 7003 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as the partition wall 7009 , a step of forming a resist mask can be omitted.
- the EL layer 7004 formed over the first electrode 7003 and the partition wall 7009 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked.
- the EL layer 7004 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over the first electrode 7003 which serves as a cathode. Not all of these layers need to be provided.
- the stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the first electrode 7003 in the case where the first electrode 7003 is used as an anode.
- a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer are stacked in this order over a stacked film in which a Ti film, an aluminum film, and a Ti film are stacked in this order, and thereover, a stacked layer of a Mg:Ag alloy thin film and ITO is formed.
- the driving TFT 7001 is an n-channel TFT
- an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer are stacked in this order over the first electrode 7003 because a voltage increase in a driver circuit can be suppressed and power consumption can be reduced.
- the second electrode 7005 is formed using a light-transmitting conductive material; for example, a light-transmitting conductive film of indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, indium tin oxide to which silicon oxide is added, or the like can be used.
- a light-transmitting conductive film of indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, indium tin oxide to which silicon oxide is added, or the like can be used.
- the light-emitting element 7002 corresponds to a region where the EL layer 7004 including the light-emitting layer is sandwiched between the first electrode 7003 and the second electrode 7005 .
- the element structure illustrated in FIG. 12C light emitted from the light-emitting element 7002 is ejected from the second electrode 7005 side as indicated by an arrow.
- the drain electrode layer of the TFT 7001 is electrically connected to the first electrode 7003 through a contact hole formed in an oxide insulating layer 7051 , a protective insulating layer 7052 , the planarization insulating layer 7056 , a planarization insulating layer 7053 , and an insulting layer 7055 .
- the planarization insulating layer 7036 , 7046 , 7053 , and 7056 are formed using a resin material such as polyimide, acrylic, benzocyclobutene, polyamide, or epoxy.
- planarization insulating layer 7036 , 7046 , 7053 , and 7056 may be formed by stacking a plurality of insulating films formed of these materials.
- planarization insulating layer 7036 , 7046 , 7053 , and 7056 can be formed, depending on the material, by any method such as a sputtering method, a spin coating method, a dipping method, a spray coating method, a droplet discharge method (such as an inkjet method, screen printing, offset printing, or the like), a roll coating method, a curtain coating method, or a knife coating method.
- a sputtering method a spin coating method, a dipping method, a spray coating method, a droplet discharge method (such as an inkjet method, screen printing, offset printing, or the like), a roll coating method, a curtain coating method, or a knife coating method.
- the partition wall 7009 is provided so as to insulate the first electrode 7003 and a first electrode of an adjacent pixel.
- the partition wall 7009 is formed using an organic resin film such as polyimide, acrylic, polyamide, or epoxy; an inorganic insulating film; or organic polysiloxane. It is particularly preferable that the partition wall 7009 be formed using a photosensitive resin material to have an opening over the first electrode 7003 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used for the partition wall 7009 , a step of forming a resist mask can be omitted.
- the light-emitting element 7001 is used as a green light-emitting element, one of adjacent light-emitting elements is used as a red light-emitting element, and the other is used as a blue light-emitting element.
- a light-emitting display device capable of full color display may be manufactured using four kinds of light-emitting elements which include a white light-emitting element in addition to three kinds of light-emitting elements.
- all of a plurality of light-emitting elements which is arranged may be white light-emitting elements and a sealing substrate having a color filter or the like may be arranged over the light-emitting element 7002 , so that a light-emitting display device capable of full color display may be manufactured.
- a material which exhibits a single color such as white is formed and combined with a color filter or a color conversion layer, whereby full color display can be performed.
- the step and materials for forming the source electrode layer 415 a and the drain electrode layer 415 b described in Embodiment 1 can be applied to each source electrode layer and each drain electrode layer.
- the step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described in Embodiment 1 can be applied to any of the wiring layers 7018 a and 7018 b , the wiring layers 7028 a and 7028 b , and the wiring layers 7008 a and 7008 b.
- the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- a lighting system may be formed with the use of white light emission, or an area-color light-emitting device may be formed with the use of a single color light emission.
- an optical film such as a polarizing film including a circularly polarizing plate may be provided.
- organic EL elements are described as the light-emitting elements in this embodiment, an inorganic EL element can be provided as a light-emitting element as well.
- a TFT for current control may be connected between the driving TFT and the light-emitting element.
- This embodiment can be implemented combining with another embodiment as appropriate.
- FIG. 13A is a plan view of a panel in which a thin film transistor and a light-emitting element that are formed over a first substrate are sealed between the first substrate and a second substrate with a sealant.
- FIG. 13B is a cross-sectional view along H-I in FIG. 13A .
- a sealant 4505 is provided so as to surround a pixel portion 4502 , signal line driver circuits 4503 a and 4503 b , and scan line driver circuits 4504 a and 4504 b which are provided over a first substrate 4501 .
- a second substrate 4506 is provided over the pixel portion 4502 , the signal line driver circuits 4503 a and 4503 b , and the scan line driver circuits 4504 a and 4504 b .
- the pixel portion 4502 , the signal line driver circuits 4503 a and 4503 b , and the scan line driver circuits 4504 a and 4504 b are sealed together with a filler 4507 , by the first substrate 4501 , the sealant 4505 , and the second substrate 4506 .
- a panel be packaged (sealed) with a protective film (such as a laminate film or an ultraviolet curable resin film) or a cover material with high air-tightness and little degasification so that the panel is not exposed to the outside air, in this manner.
- a thin film transistor 4510 included in the pixel portion 4502 and a thin film transistor 4509 included in the signal line driver circuit 4503 a are illustrated as an example in FIG. 13B .
- the highly reliable thin film transistor including an oxide semiconductor layer which is described in any of Embodiments 1 to 7 can be used as the thin film transistor 4510 in the pixel.
- the thin film transistor 4509 in the driver circuit has the structure in which a conductive layer is provided so as to overlap a channel formation region of an oxide semiconductor layer of the thin film transistor described in Embodiment 1.
- the thin film transistors 4509 and 4510 are n-channel thin film transistors.
- a conductive layer 4540 is provided over an oxide insulating layer 4542 , so as to overlap a channel formation region of an oxide semiconductor layer in the thin film transistor 4509 in the driver circuit.
- the conductive layer 4540 is provided so as to overlap the channel formation region of the oxide semiconductor layer, whereby the amount of change in threshold voltage of the thin film transistor 4509 by the BT test can be reduced.
- the potential of the conductive layer 4540 may be the same as or different from that of a gate electrode layer of the thin film transistor 4509 , and the conductive layer 4540 can also function as a second gate electrode layer.
- the potential of the conductive layer 4540 may be GND or 0 V, or the conductive layer 4540 may be in a floating state.
- the oxide insulating layer 4542 which covers the oxide semiconductor layer of the thin film transistor 4510 is formed.
- a source electrode layer or a drain electrode layer of the thin film transistor 4510 is electrically connected to a wiring layer 4550 in an opening formed in the oxide insulating layer 4542 and an insulating layer 4551 which are provided over the thin film transistor.
- the wiring layer 4550 is formed in contact with a first electrode 4517 , and the thin film transistor 4510 is electrically connected to the first electrode 4517 via the wiring layer 4550 .
- the step and materials for forming the source electrode layer 415 a and the drain electrode layer 415 b described in Embodiment 1 can be applied to the source electrode layer and the drain electrode layer.
- the step and any material/materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described in Embodiment 1 can be applied to the wiring layer 4550 .
- the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- the step and material for forming the oxide insulating layer 407 described in Embodiment 1 can be applied to the oxide insulating layer 4542 .
- a color filter layer 4545 is formed over the insulating layer 4551 so as to overlap a light-emitting region of a light-emitting element 4511 .
- the color filter layer 4545 is covered with an overcoat layer 4543 functioning as a planarization insulating film.
- an insulating layer 4544 is formed over the overcoat layer 4543 .
- the insulating layer 4544 may be formed by a similar manner to the manner for forming the protective insulating layer 408 described in Embodiment 1; for example, a silicon nitride film may be formed by a sputtering method.
- the first electrode 4517 which is a pixel electrode included in the light-emitting element 4511 is electrically connected to the source electrode layer or the drain electrode layer of the thin film transistor 4510 via the wiring layer 4550 .
- the light-emitting element 4511 has a stacked-layer structure of the first electrode layer 4517 , an electroluminescent layer 4512 , and a second electrode layer 4513 ; however, there is no limitation on the structure.
- the structure of the light-emitting element 4511 can be changed as appropriate depending on the direction in which light is extracted from the light-emitting element 4511 , or the like.
- a partition wall 4520 is formed using an organic resin film, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that the partition wall 4520 be formed using a photosensitive material to have an opening over the first electrode 4517 so that a sidewall of the opening is formed as a tilted surface with continuous curvature.
- the electroluminescent layer 4512 may be formed with a single layer or a plurality of layers stacked.
- a protective film may be formed over the second electrode layer 4513 and the partition wall 4520 in order to prevent entry of oxygen, hydrogen, moisture, carbon dioxide, or the like into the light-emitting element 4511 .
- a silicon nitride film, a silicon nitride oxide film, a DLC film, or the like can be formed.
- a connection terminal electrode 4515 is formed using the same conductive film as the first electrode 4517 included in the light-emitting element 4511 , and a terminal electrode 4516 is formed using the same conductive film as the source and drain electrode layers included in the thin film transistor 4509 .
- connection terminal electrode 4515 is electrically connected to a terminal included in the FPC 4518 a via an anisotropic conductive film 4519 .
- the second substrate located in the direction in which light is extracted from the light-emitting element 4511 needs to have a light-transmitting property.
- a light-transmitting material such as a glass plate, a plastic plate, a polyester film, or an acrylic film is used for the second substrate 4506 .
- an ultraviolet curable resin or a thermosetting resin can be used, in addition to an inert gas such as nitrogen or argon.
- an inert gas such as nitrogen or argon.
- PVC polyvinyl chloride
- acrylic polyimide
- epoxy resin polyimide
- silicone resin polyimide
- EVA ethylene vinyl acetate
- nitrogen is used as the filler.
- an optical film such as a polarizing plate, a circularly polarizing plate (including an elliptically polarizing plate), a retardation plate (a quarter-wave plate or a half-wave plate), or a color filter, may be provided as appropriate for a light-emitting surface of the light-emitting element.
- the polarizing plate or the circularly polarizing plate may be provided with an anti-reflection film. For example, anti-glare treatment by which reflected light can be diffused by roughness on the surface so as to reduce the glare can be performed.
- the signal line driver circuits 4503 a and 4503 b and the scanning line driver circuits 4504 a and 4504 b may be mounted as driver circuits formed using a single crystal semiconductor film or a polycrystalline semiconductor film over a substrate separately prepared. Alternatively, only the signal line driver circuits or a part thereof, or only the scan line driver circuits or a part thereof may be separately formed and mounted.
- the present invention is not limited to the structure illustrated in FIGS. 13A and 13B .
- This embodiment can be implemented combining with another embodiment as appropriate.
- FIGS. 14A and 14B are each a plan view of a panel in which thin film transistors 4010 and 4011 and a liquid crystal element 4013 are sealed between a first substrate 4001 and a second substrate 4006 with a sealant 4005 .
- FIG. 14B is a cross-sectional view taken along line M-N of FIG. 14A or 14C .
- the sealant 4005 is provided so as to surround a pixel portion 4002 and a scan line driver circuit 4004 which are provided over the first substrate 4001 .
- the second substrate 4006 is provided over the pixel portion 4002 and the scan line driver circuit 4004 . Therefore, the pixel portion 4002 and the scan line driver circuit 4004 are sealed together with a liquid crystal layer 4008 , by the first substrate 4001 , the sealant 4005 , and the second substrate 4006 .
- a signal line driver circuit 4003 that is formed using a single crystal semiconductor film or a polycrystalline semiconductor film over a substrate separately prepared is mounted in a region that is different from the region surrounded by the sealant 4005 over the first substrate 4001 .
- connection method of a driver circuit which is separately formed is not particularly limited; a COG method, a wire bonding method, a TAB method, or the like can be used.
- FIG. 14A illustrates an example of mounting the signal line driver circuit 4003 by a COG method
- FIG. 14C illustrates an example of mounting the signal line driver circuit 4003 by a TAB method.
- the pixel portion 4002 and the scan line driver circuit 4004 provided over the first substrate 4001 each include a plurality of thin film transistors.
- FIG. 14B illustrates, as an example, the thin film transistor 4010 included in the pixel portion 4002 and the thin film transistor 4011 included in the scan line driver circuit 4004 .
- Insulating layers 4041 , 4042 , 4020 , and 4021 are provided over the thin film transistors 4010 and 4011 .
- the highly reliable thin film transistors each including an oxide semiconductor layer described in any of Embodiments 1 to 7 can be employed.
- the thin film transistors 4010 and 4011 are n-channel thin film transistors.
- a conductive layer 4040 is provided over the insulating layer 4021 , so as to overlap a channel formation region of the oxide semiconductor layer in the thin film transistor 4011 in the driver circuit.
- the conductive layer 4040 is provided so as to overlap the channel formation region of the oxide semiconductor layer, whereby the amount of change in threshold voltage of the thin film transistor 4011 by the BT test can be reduced.
- the potential of the conductive layer 4040 may be the same as or different from that of a gate electrode layer of the thin film transistor 4011 , and the conductive layer 4040 can also function as a second gate electrode layer.
- the potential of the conductive layer 4040 may be GND or 0 V, or the conductive layer 4040 may be in a floating state.
- a pixel electrode 4030 of a liquid crystal element 4013 is electrically connected to a source electrode layer or a drain electrode layer of the thin film transistor 4010 via a wiring layer 4050 .
- a counter electrode layer 4031 of the liquid crystal element 4013 is provided for the second substrate 4006 . A portion where the pixel electrode layer 4030 , the counter electrode layer 4031 , and the liquid crystal layer 4008 overlap one another corresponds to the liquid crystal element 4013 .
- the pixel electrode layer 4030 and the counter electrode layer 4031 are provided with an insulating layer 4032 and an insulating layer 4033 respectively which each function as an alignment film, and the liquid crystal layer 4008 is sandwiched between the pixel electrode layer 4030 and the counter electrode layer 4031 with insulating layers 4032 and 4033 interposed therebetween.
- a light-transmitting substrate can be used as the first substrate 4001 and the second substrate 4006 ; glass, ceramics, or plastics can be used.
- plastics a fiberglass-reinforced plastics (FRP) plate, a polyvinyl fluoride (PVF) film, a polyester film, or an acrylic resin film can be used.
- FRP fiberglass-reinforced plastics
- PVF polyvinyl fluoride
- Reference numeral 4035 denotes a columnar spacer obtained by selectively etching an insulating film and is provided to control the distance between the pixel electrode layer 4030 and the counter electrode layer 4031 (the cell gap). Alternatively, a spherical spacer may be used.
- the counter electrode layer 4031 is electrically connected to a common potential line formed over the same substrate as the thin film transistor 4010 . With use of the common connection portion, the counter electrode layer 4031 and the common potential line can be electrically connected to each other by conductive particles arranged between a pair of substrates. The conductive particles are included in the sealant 4005 .
- liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used.
- a blue phase is one of liquid crystal phases, which is generated just before a cholesteric phase changes into an isotropic phase while the temperature of cholesteric liquid crystal is increased. Since the blue phase is generated within an only narrow range of temperature, liquid crystal composition containing a chiral agent at 5 wt % or more so as to improve the temperature range is used for the liquid crystal layer 4008 .
- the liquid crystal composition which includes a liquid crystal exhibiting a blue phase and a chiral agent has a short response time of 1 msec or less, and has optical isotropy, which makes the alignment process unneeded, and has a small viewing angle dependence.
- the present invention can also be applied to a transflective liquid crystal display device as well as a transmissive liquid crystal display device.
- liquid crystal display device in which a polarizing plate is provided on the outer surface of the substrate (on the viewer side) and a coloring layer and an electrode layer used for a display element are provided on the inner surface of the substrate; however, the polarizing plate may be provided on the inner surface of the substrate.
- the stacked structure of the polarizing plate and the coloring layer is not limited to this embodiment and may be set as appropriate depending on materials of the polarizing plate and the coloring layer or conditions of the manufacturing process. Further, a light-blocking film serving as a black matrix may be provided except in the display portion.
- An insulating layer 4041 is formed so as to be in contact with each oxide semiconductor layer of the thin film transistors 4011 and 4010 .
- the material and the method for forming the oxide insulating layer 407 described in Embodiment 1 can be applied to the insulating layer 4041 .
- a silicon oxide film is formed as the insulating layer 4041 by a sputtering method with the use of Embodiment 1.
- a protective insulating layer 4042 is formed on and in contact with the insulating layer 4041 .
- the protective insulating layer 4042 can be formed in a similar manner to the manner for forming the protective insulating layer 408 described in Embodiment 1; for example, a silicon nitride film can be used.
- the protective insulating layer 4042 is covered with an insulating layer 4021 functioning as a planarization insulating film.
- the insulating layer 4021 is formed as the planarization insulating film.
- an organic material having heat resistance such as polyimide, acrylic, benzocyclobutene, polyamide, or epoxy can be used.
- a low-dielectric constant material a low-k material
- a siloxane-based resin PSG (phosphosilicate glass), BPSG (borophosphosilicate glass), or the like.
- the insulating layer 4021 may be formed by stacking a plurality of insulating films formed using these materials.
- the method for forming the insulating layer 4021 can be formed, depending on a material thereof, by a sputtering method, a spin coating method, a dipping method, a spray coating method, a droplet discharging method (e.g., an ink jet method, a screen printing method, or an offset printing method), a roll coating method, a curtain coating method, a knife coating method, or the like.
- the baking step of the insulating layer 4021 also serves as annealing of the semiconductor layer, whereby a semiconductor device can be manufactured efficiently.
- the pixel electrode layer 4030 and the counter electrode layer 4031 each can be formed using a light-transmitting conductive material such as indium oxide containing a tungsten oxide, an indium zinc oxide containing a tungsten oxide, an indium oxide containing a titanium oxide, an indium tin oxide containing a titanium oxide, an indium tin oxide (hereinafter referred to as ITO), an indium zinc oxide, an indium tin oxide to which a silicon oxide is added, or the like.
- a light-transmitting conductive material such as indium oxide containing a tungsten oxide, an indium zinc oxide containing a tungsten oxide, an indium oxide containing a titanium oxide, an indium tin oxide containing a titanium oxide, an indium tin oxide (hereinafter referred to as ITO), an indium zinc oxide, an indium tin oxide to which a silicon oxide is added, or the like.
- Conductive compositions including a conductive high molecule can be used to form the pixel electrode layer 4030 and the counter electrode layer 4031 . It is preferable that the pixel electrode formed using the conductive composition have a sheet resistance of less than or equal to 10000 ohms per square and a transmittance of greater than or equal to 70% at a wavelength of 550 nm. Further, it is preferable that the resistivity of the conductive high molecule included in the conductive composition be less than or equal to 0.1 ⁇ cm.
- a so-called ⁇ -electron conjugated conductive high molecule can be used.
- polyaniline or a derivative thereof, polypyrrole or a derivative thereof, polythiophene or a derivative thereof, a copolymer of two or more kinds of them, and the like can be given.
- a variety of signals and potentials are supplied to the signal line driver circuit 4003 which is formed separately, the scan line driver circuit 4004 , and the pixel portion 4002 from an FPC 4018 .
- a connection terminal electrode 4015 is formed using the same conductive film as the pixel electrode layer 4030 included in the liquid crystal element 4013 , and a terminal electrode 4016 is formed using the same conductive film as the source and drain electrode layers of the thin film transistors 4010 and 4011 .
- connection terminal electrode 4015 is electrically connected to a terminal included in the FPC 4018 via an anisotropic conductive film 4019 .
- FIGS. 14A to 14C illustrate an example in which the signal line driver circuit 4003 is formed separately and mounted on the first substrate 4001 ; however, the present invention is not limited to this structure.
- the scan line driver circuit may be separately formed and then mounted, or only part of the signal line driver circuit or part of the scan line driver circuit may be separately formed and then mounted.
- a twisted nematic (TN) mode for the liquid crystal display module, a twisted nematic (TN) mode, an In-Plane-Switching (IPS) mode, an fringe field switching (FFS) mode, a Multi-domain Vertical Alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an Axially Symmetric aligned Micro-cell (ASM) mode, an optically compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an antiferroelectric liquid crystal (AFLC) mode, or the like can be used.
- TN twisted nematic
- IPS In-Plane-Switching
- FFS fringe field switching
- MVA Multi-domain Vertical Alignment
- PVA patterned vertical alignment
- ASM Axially Symmetric aligned Micro-cell
- OCB optically compensated birefringence
- FLC ferroelectric liquid crystal
- AFLC antiferroelectric liquid crystal
- VA liquid crystal display device an example of a VA liquid crystal display device is described below.
- the VA liquid crystal display device has a kind of form in which alignment of liquid crystal molecules of a liquid crystal display panel is controlled.
- liquid crystal molecules are aligned in a vertical direction with respect to a panel surface when no voltage is applied.
- a pixel is divided into some regions (subpixels), and molecules are aligned in different directions in their respective regions. This is referred to as multi-domain or multi-domain design.
- a liquid crystal display device of multi-domain design is described.
- FIGS. 15 and 16 each show a pixel structure of a VA liquid crystal display panel.
- FIG. 16 is a plan view of a substrate 600 .
- FIG. 15 shows a cross-sectional structure along line Y-Z in FIG. 16 . Description below is given with reference to both the drawings.
- a plurality of pixel electrodes are provided in one pixel, and a TFT is connected to each pixel electrode.
- the plurality of TFTs is constructed so as to be driven by different gate signals. That is, signals that are applied to individual pixel electrodes in multi-domain pixels are controlled independently each other.
- a pixel electrode layer 624 is connected to a source or drain electrode layer 618 of a TFT 628 via a wiring 662 in contact holes 623 and 660 . Further, a pixel electrode layer 626 is connected to a source or drain electrode layer 619 of a TFT 629 via a wiring 663 in contact holes 627 and 661 formed in an insulating layer 620 and an insulating layer 622 provided to cover the insulating layer 620 .
- a gate wiring 602 of the TFT 628 is separated from a gate wiring 603 of the TFT 629 so that different gate signals can be supplied.
- the source or drain electrode layer 619 serving as a data line is shared by the TFTs 628 and 629 . As each of the TFTs 628 and 629 , any of the thin film transistors described in Embodiments 1 to 7 can be used as appropriate.
- the step and materials for forming the source electrode layer 415 a and the drain electrode layer 415 b described in Embodiment 1 can be applied to the source or drain electrode layers 616 , 618 , and 619 .
- the step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described in Embodiment 1 can be applied to any of the wiring 662 and 663 .
- the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- a capacitor wiring 690 is provided and a gate insulating layer 606 is stacked thereover, which is used as a dielectric in a storage capacitor using the pixel electrode or a capacitor electrode which is electrically connected to the pixel electrode.
- the shape of the pixel electrode layer 624 is different from that of the pixel electrode layer 626 , and the pixel electrode layers are separated by slits 625 .
- the pixel electrode layer 626 is formed so as to surround the pixel electrode layer 624 which has a V shape. Timing of voltage application to the pixel electrode layers 624 and 626 are made to be different by the TFTs 628 and 629 , whereby alignment of liquid crystal is controlled.
- FIG. 18 shows an equivalent circuit of this pixel configuration.
- the TFT 628 is connected to the gate wiring 602
- the TFT 629 is connected to the gate wiring 603 . By supplying different gate signals to the gate wirings 602 and 603 , operation timing of the TFTs 628 and 629 can be different.
- the counter substrate 601 is provided with a light-blocking film 632 , a second coloring film 636 , and a counter electrode layer 640 .
- a planarization film 637 which is also called an overcoat film is formed between the second color film 636 and the counter electrode 640 to prevent alignment disorder of liquid crystals.
- FIG. 17 shows a structure on the counter substrate side.
- the counter electrode layer 640 is an electrode shared by plural pixels and provided with slits 641 .
- the slit 641 and the slit 625 on the side of the pixel electrode layers 624 and 626 are alternately arranged in an engaging manner; thus, an oblique electric field is effectively generated, and the alignment of liquid crystals can be controlled. Accordingly, the orientation of the liquid crystals can be varied depending on the position, so that the viewing angle is widened.
- the pixel electrode layer 624 , a liquid crystal layer 650 , and the counter electrode layer 640 overlap each other, so that a first liquid crystal element is formed.
- the pixel electrode layer 626 , the liquid crystal layer 650 , and the counter electrode layer 640 overlap each other to form a second liquid crystal element.
- the multi-domain structure is employed in which the first liquid crystal element and the second liquid crystal element are provided for one pixel.
- This embodiment can be implemented combining with another embodiment as appropriate.
- Embodiment 11 an example of an electronic paper will be described as a semiconductor device of an embodiment of the present invention.
- FIG. 19 illustrates an active matrix electronic paper as an example of a semiconductor device to which an embodiment of the present invention is applied.
- a thin film transistor 581 used in the semiconductor device the thin film transistor which is described in any one of Embodiments 1 to 7 can be used as appropriate.
- the electronic paper in FIG. 19 is an example of a display device using a twisting ball display system.
- the twisting ball display system refers to a method in which spherical particles each colored in black and white are arranged between a first electrode layer and a second electrode layer which are electrode layers used for a display element, and a potential difference is generated between the first electrode layer and the second electrode layer to control orientation of the spherical particles, so that display is performed.
- the thin film transistor 581 provided over a substrate 580 is a bottom-gate thin film transistor, and a source or drain electrode layer thereof is electrically connected to wiring layers 589 a and 589 b in an opening formed in an oxide insulating layer 583 and a protective insulating layer 584 .
- the wiring layer 589 b is provided in contact with a first electrode layer 587 in an opening formed in an insulating layer 585 provided above the wiring layer 589 b .
- the thin film transistor 581 is electrically connected to the first electrode layer 587 via the wiring layers 589 a and 589 b.
- the step and materials for forming the source electrode layer 415 a and the drain electrode layer 415 b described in Embodiment 1 can be applied to the source or drain electrode layer.
- the step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described in Embodiment 1 can be applied to any of the wiring layers 589 a and 589 b.
- the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- Each spherical particle includes a black region 590 a and a white region 590 b , and a cavity 594 filled with liquid around the black region 590 a and the white region 590 b .
- the circumference of the spherical particle 589 is filled with filler 595 such as a resin (see FIG. 19 ).
- the first electrode layer 587 corresponds to a pixel electrode and the second electrode layer 588 provided for a counter substrate 596 corresponds to a common electrode.
- an electrophoretic element can be used as well.
- the white microparticles and the black microparticles move to opposite sides, so that white or black can be displayed.
- a display element using this principle is an electrophoretic display element and is generally called electronic paper.
- the electrophoretic display element has higher reflectance than a liquid crystal display element, and thus, an auxiliary light is unnecessary, power consumption is low, and a display portion can be recognized in a dim place. In addition, even when power is not supplied to the display portion, an image which has been displayed once can be maintained. Accordingly, a displayed image can be stored even if a semiconductor device having a display function (which may be referred to simply as a display device or a semiconductor device provided with a display device) is distanced from an electric wave source.
- a semiconductor device having a display function which may be referred to simply as a display device or a semiconductor device provided with a display device
- This embodiment can be implemented combining with another embodiment as appropriate.
- a semiconductor device disclosed in this specification can be applied to a variety of electronic appliances (including amusement machines).
- electronic appliances are a television set (also referred to as a television or a television receiver), a monitor of a computer or the like, a camera such as a digital camera or a digital video camera, a digital photo frame, a mobile phone handset (also referred to as a mobile phone or a mobile phone device), a portable game console, a portable information terminal, an audio reproducing device, a large-sized game machine such as a pachinko machine, and the like.
- FIG. 20A illustrates an example of a mobile phone handset 1100 .
- the mobile phone handset 1100 is provided with a display portion 1102 incorporated in a housing 1101 , operation buttons 1103 , an external connection port 1104 , a speaker 1105 , a microphone 1106 , and the like.
- the display portion 1102 of the mobile phone handset 1100 illustrated in FIG. 20A can be touched with a finger or the like, by which data can be input into the mobile phone handset 1100 . Further, operations such as making calls, composing mails, or the like can be performed by touching the display portion 1102 with a finger or the like.
- the first mode is a display mode mainly for displaying images.
- the second mode is an input mode mainly for inputting data such as text.
- the third mode is a display-and-input mode in which two modes of the display mode and the input mode are combined.
- a text input mode mainly for inputting text is selected for the display portion 1102 so that text displayed on a screen can be input.
- a detection device including a sensor for detecting inclination, such as a gyroscope or an acceleration sensor, is provided inside the mobile phone handset 1100 , display on the screen of the display portion 1102 can be automatically switched by determining the direction of the mobile phone handset 1100 (whether the mobile phone handset 1100 is placed horizontally or vertically for a landscape mode or a portrait mode).
- the screen modes are switched by touching the display portion 1102 or operating the operation button 1103 of the housing 1101 .
- the screen modes may be switched depending on the kind of the image displayed on the display portion 1102 . For example, when a signal of an image displayed on the display portion is a signal of moving image data, the screen mode is switched to the display mode; when the signal is a signal of text data, the screen mode is switched to the input mode.
- the screen mode when input by touching the display portion 1102 is not performed for a certain period while a signal detected by the optical sensor in the display portion 1102 is detected, the screen mode may be controlled so as to be switched from the input mode to the display mode.
- the display portion 1102 can also function as an image sensor. For example, an image of a palm print, a fingerprint, or the like is taken when the display portion 1102 is touched with a palm or a finger, whereby personal identification can be performed. Further, by providing a backlight or a sensing light source which emits a near-infrared light in the display portion, an image of a finger vein, a palm vein, or the like can be taken.
- the plurality of thin film transistors described in Embodiment 1 is provided as switching elements of pixels.
- FIG. 20B illustrates another example of a mobile phone handset.
- a portable information terminal whose example is illustrated in FIG. 20B can have a plurality of functions.
- such a portable information terminal can have a function of processing a variety of pieces of data by incorporating a computer.
- the portable information terminal illustrated in FIG. 20B includes a housing 1800 and a housing 1801 .
- the housing 1800 is provided with a display panel 1802 , a speaker 1803 , a microphone 1804 , a pointing device 1806 , a camera lens 1807 , an external connection terminal 1808 , and the like.
- the housing 1801 is provided with a keyboard 1810 , an external memory slot 1811 , and the like.
- an antenna is incorporated in the housing 1801 .
- the display panel 1802 is provided with a touch panel.
- a plurality of operation keys 1805 which is displayed as images is illustrated by dashed lines in FIG. 20B .
- a contactless IC chip, a small memory device, or the like may be incorporated.
- the light-emitting device of the present invention can be used for the display panel 1802 and the direction of display is changed appropriately depending on an application mode. Further, the display device is provided with the camera lens 1807 on the same surface as the display panel 1802 , which enables videophone. The speaker 1803 and the microphone 1804 can be used for videophone calls, recording, and playing sound, etc. as well as voice calls. Moreover, the housings 1800 and 1801 in a state where they are developed as illustrated in FIG. 20B can be slided so that one is lapped over the other; therefore, the size of the portable information terminal can be reduced, which makes the portable information terminal suitable for being carried.
- the external connection terminal 1808 can be connected to an AC adapter and various types of cables such as a USB cable, which enables charging and data communication with a personal computer or the like. Further, a storage medium can be inserted into the external memory slot 1811 so that a large amount of data can be stored and can be moved.
- an infrared communication function may be provided.
- FIG. 21A illustrates an example of a television set 9600 .
- a display portion 9603 is incorporated in a housing 9601 .
- the display portion 9603 can display images.
- the housing 9601 is supported by a stand 9605 .
- the television set 9600 can be operated with an operation switch of the housing 9601 or a separate remote controller 9610 .
- Channels and volume can be controlled with an operation key 9609 provided for the remote controller 9610 so that an image displayed on the display portion 9603 can be controlled.
- the remote controller 9610 may be provided with a display portion 9607 for displaying data output from the remote controller 9610 .
- the television set 9600 is provided with a receiver, a modem, and the like. With the use of the receiver, general television broadcasting can be received. Moreover, when the display device is connected to a communication network with or without wires via the modem, one-way (from a sender to a receiver) or two-way (between a sender and a receiver or between receivers) information communication can be performed.
- the plurality of thin film transistors described in Embodiment 1 is provided as switching elements of pixels.
- FIG. 21B illustrates an example of a digital photo frame 9700 .
- a display portion 9703 is incorporated in a housing 9701 .
- the display portion 9703 can display a variety of images.
- the display portion 9703 can display image data taken with a digital camera or the like and function as a normal photo frame
- the plurality of thin film transistors described in Embodiment 1 is provided as switching elements of pixels.
- the digital photo frame 9700 is provided with an operation portion, an external connection portion (a USB terminal, a terminal that can be connected to various cables such as a USB cable, or the like), a recording medium insertion portion, and the like.
- an operation portion a USB terminal, a terminal that can be connected to various cables such as a USB cable, or the like
- a recording medium insertion portion a recording medium insertion portion, and the like.
- these components may be provided on the surface on which the display portion is provided, it is preferable to provide them on the side surface or the back surface for the design of the digital photo frame 9700 .
- a memory storing data of an image taken with a digital camera is inserted in the recording medium insertion portion of the digital photo frame, whereby the image data can be transferred and then displayed on the display portion 9703 .
- the digital photo frame 9700 may be configured to transmit and receive data wirelessly.
- the structure may be employed in which desired image data is transferred wirelessly to be displayed.
- FIG. 22 is a portable amusement machine including two housings, a housing 9881 and a housing 9891 , which are connected by a connection portion 9893 at which they can be folded.
- a display portion 9882 and a display portion 9883 are incorporated in the housing 9881 and the housing 9891 , respectively.
- the plurality of thin film transistors described in Embodiment 1 is provided as switching elements of pixels.
- the portable amusement machine illustrated in FIG. 22 further includes a speaker portion 9884 , a recording medium insertion portion 9886 , an LED lamp 9890 , input means (operation keys 9885 , a connection terminal 9887 , a sensor 9888 (having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotation number, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radial ray, flow rate, humidity, gradient, vibration, smell, or infrared ray), and a microphone 9889 ), and the like.
- input means operation keys 9885 , a connection terminal 9887 , a sensor 9888 (having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotation number, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radial ray, flow rate, humidity
- the structure of the portable amusement machine is not limited to the above and other structures provided with at least the thin film transistor disclosed in this specification can be employed.
- the portable amusement machine may include other accessory equipment as appropriate.
- the portable amusement machine illustrated in FIG. 22 has a function of reading a program or data stored in the recording medium to display on the display portion, and/or a function of sharing information with another portable amusement machine by wireless communication.
- the function of the portable amusement machine in FIG. 22 is not limited to those described above, and a variety of functions can be provided.
- FIG. 24 is an example in which the light-emitting device formed in accordance with the above embodiment is used as an indoor lighting device 3001 . Since the light-emitting device described in Embodiment 4 or 5 can be increased in area, the light-emitting device can be used as a lighting device having a large area. Further, the light-emitting device described in the above embodiment can be used as a desk lamp 3000 . Note that the lighting equipment includes in its category, a ceiling light, a desk lamp, a wall light, a lightning for an inside of a car, a guide light, and the like.
- the thin film transistor described in any one of Embodiments 1 to 7 can be provided in display panels of such a variety of electronic appliances.
- a highly reliable electronic appliance can be provided by using the thin film transistor as a switching element of the display panel.
- a semiconductor device disclosed in this specification can be applied as an electronic paper.
- An electronic paper can be used for electronic appliances of a variety of fields as long as they can display data.
- an electronic paper can be applied to an e-book reader (electronic book), a poster, an advertisement in a vehicle such as a train, or displays of various cards such as a credit card.
- An example of such an electronic appliance is illustrated in FIG. 23 .
- FIG. 23 illustrates an e-book reader 2700 .
- the e-book reader 2700 includes two housings, a housing 2701 and a housing 2703 .
- the housing 2701 and the housing 2703 are combined with a hinge 2711 so that the e-book reader 2700 can be opened and closed with the hinge 2711 as an axis.
- the e-book reader 2700 can operate like a paper book.
- a display portion 2705 and a display portion 2707 are incorporated in the housing 2701 and the housing 2703 , respectively.
- the display portion 2705 and the display portion 2707 may display one image or different images.
- the display portions display different images from each other, for example, the right display portion (the display portion 2705 in FIG. 23 ) can display text and the left display portion (the display portion 2707 in FIG. 23 ) can display images.
- FIG. 23 illustrates an example in which the housing 2701 is provided with an operation portion and the like.
- the housing 2701 is provided with a power switch 2721 , an operation key 2723 , a speaker 2725 , and the like.
- the operation key 2723 pages can be turned.
- a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided.
- an external connection terminal (an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like), a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing.
- the e-book reader 2700 may have a function as an electronic dictionary.
- the e-book reader 2700 may have a structure capable of wirelessly transmitting and receiving data. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server.
- This embodiment can be implemented combining with another embodiment as appropriate.
Abstract
It is an object to provide a semiconductor device with less power consumption as a semiconductor device including a thin film transistor using an oxide semiconductor layer. It is an object to provide a semiconductor device with high reliability as a semiconductor device including a thin film transistor using an oxide semiconductor layer. In the semiconductor device, a gate electrode layer (a gate wiring layer) intersects with a wiring layer which is electrically connected to a source electrode layer or a drain electrode layer with an insulating layer which covers the oxide semiconductor layer of the thin film transistor and a gate insulating layer interposed therebetween. Accordingly, the parasitic capacitance formed by a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
Description
- The present invention relates to a semiconductor device including an oxide semiconductor and a manufacturing method thereof.
- In this specification, a semiconductor device means any device which can function by utilizing semiconductor characteristics; an electrooptical device, a semiconductor circuit, and an electronic appliance are all semiconductor devices.
- In recent years, a technique for forming a thin film transistor (TFT) by using a semiconductor thin film (having a thickness of about several nanometers to several hundred nanometers) formed over a substrate having an insulating surface has attracted attention. Thin film transistors are applied to a wide range of electronic devices such as ICs or electrooptical devices, and particularly, prompt development of thin film transistors that are to be used as switching elements in image display devices is being pushed. Various metal oxides are used for a variety of applications. Indium oxide is a well-known material and is used as a transparent electrode material which is necessary for liquid crystal displays and the like.
- Some metal oxides have semiconductor characteristics. Examples of such metal oxides having semiconductor characteristics include tungsten oxide, tin oxide, indium oxide, zinc oxide, and the like. Thin film transistors in which a channel formation region is formed using such metal oxides having semiconductor characteristics are known (see
Patent Documents 1 and 2). - As examples of electronic devices using thin film transistors, mobile devices such as mobile phones or laptop computers can be given. Power consumption that affects the continuous operation time is a serious concern for such a mobile electronic device. Further, also for a television set which has grown in size, it is necessary to suppress the increase of power consumption by the increase in size.
- It is an object of the present invention to provide a semiconductor device with less power consumption as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- It is an object of the present invention to provide a semiconductor device with high reliability as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- In a semiconductor device, a gate electrode layer (a gate wiring layer) intersects with a wiring layer which is electrically connected to a source electrode layer or a drain electrode layer with an insulating layer which covers an oxide semiconductor layer of a thin film transistor and a gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- Accordingly, the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- One embodiment of the present invention is a semiconductor device which includes: a gate electrode layer, a gate insulating layer over the gate electrode layer, an oxide semiconductor layer over the gate insulating layer, a source and drain electrode layers over the oxide semiconductor layer, an oxide insulating layer over the source and drain electrode layers, which is in contact with the oxide semiconductor layer, and a wiring layer over the oxide insulating layer, which is electrically connected to the source or drain electrode layer. An opening is formed in the oxide insulating layer so as to reach the source or drain electrode layer, the wiring layer is in contact with the source or drain electrode layer in the opening, and the gate electrode layer and the wiring layer overlap each other with the gate insulating layer and the oxide semiconductor layer interposed therebetween.
- It is preferable that the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- It is preferable that the source and drain electrode layers are formed using a material including a metal with high oxygen affinity. It is preferable that the metal with high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- When thermal treatment is performed while the oxide semiconductor layer and the metal layer with high oxygen affinity are in contact with each other, oxygen atoms move from the oxide semiconductor layer to the metal layer, so that the carrier density in the vicinity of the interface therebetween is increased. A low-resistance region is formed in the vicinity of the interface therebetween, thereby reducing the contact resistance between the oxide semiconductor layer and the source and drain electrode layers.
- A heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- As the heat-resistant conductive material, an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used. A conductive film in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- The source and drain electrode layers may include a metal oxide layer. For example, a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- The wiring layer is formed using a conductive film having a resistance lower than that of the source and drain electrode layers. In particular, the wiring layer can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. In this embodiment, an aluminum film and a titanium film are used as a first wiring layer and a second wiring layer to form a stacked-layer structure as the wiring layer.
- One embodiment of the present invention is a method for manufacturing a semiconductor device, in which a gate electrode layer is formed, a gate insulating layer is formed over the gate electrode layer, an oxide semiconductor layer is formed over the gate insulating layer, the oxide semiconductor layer is subjected to dehydration or dehydrogenation and then is prevented from being exposed to air so that entry of water or hydrogen is prevented, a source and drain electrode layers are formed over the oxide semiconductor layer, an oxide insulating layer which is in contact with part of the oxide semiconductor layer is formed over the oxide semiconductor layer and the source and drain electrode layers, an opening which reaches the source or drain electrode layer is formed in the oxide insulating layer, and a wiring layer which is in contact with the source or drain electrode layer and partly overlaps the gate electrode layer with the gate insulating layer and the oxide insulating layer interposed therebetween is formed in the opening. The wiring layer is thinner than the source and drain electrode layers and has lower resistance than the same.
- With each of the above-described structures, at least one of the above-described objects can be achieved.
- The oxide semiconductor layer is a thin film of InMO3(ZnO)m (m>0). A thin film transistor is formed using the thin film as an oxide semiconductor layer. Note that M denotes one or a plurality of metal elements selected from Ga, Fe, Ni, Mn, and Co. For example, M may be Ga or may include the above-described metal element in addition to Ga, for example, M may be Ga and Ni or M may be Ga and Fe. In the above-described oxide semiconductor, a transition metal element such as Fe or Ni or an oxide of the transition metal may be included as an impurity element in addition to the metal element included as M. In this specification, an oxide semiconductor layer whose composition formula is represented as InMO3(ZnO)m (m>0) where at least Ga is included as M is referred to as an In—Ga—Zn—O-based oxide semiconductor, and a thin film thereof is also referred to as an In—Ga—Zn—O-based non-single-crystal film.
- As other examples of the metal oxide applicable to the oxide semiconductor layer, any of the following metal oxides can be applied: an In—Sn—O-based metal oxide; an In—Sn—Zn—O-based metal oxide; an In—Al—Zn—O-based metal oxide; a Sn—Ga—Zn—O-based metal oxide; an Al—Ga—Zn—O-based metal oxide; a Sn—Al—Zn—O-based metal oxide; an In—Zn—O-based metal oxide; a Sn—Zn—O-based metal oxide; an Al—Zn—O-based metal oxide; an In—O-based metal oxide; a Sn—O-based metal oxide; and a Zn—O-based metal oxide. Silicon oxide may be included in the oxide semiconductor layer formed using the above-described metal oxide.
- The dehydration or dehydrogenation is heat treatment performed in an atmosphere of an inert gas such as nitrogen or a rare gas (such as argon or helium) at a temperature greater than or equal to 400° C. and less than or equal to 750° C., preferably greater than or equal to 425° C. and less than the strain point of a substrate, so that impurities such as moisture included in the oxide semiconductor layer are reduced. Further, entrance of water (H2O) can be prevented.
- The thermal treatment for dehydration or dehydrogenation is preferably performed in a nitrogen atmosphere with an H2O concentration of 20 ppm or lower. Alternatively, the thermal treatment may be performed in ultra-dry air with an H2O concentration of 20 ppm or lower.
- For the heat treatment for dehydration or dehydrogenation, a heating method using an electric furnace, a rapid heating method such as a gas rapid thermal anneal (GRTA) method using a heated gas or a lamp rapid thermal anneal (LRTA) method using lamp light, or the like can be used.
- The thermal treatment condition is set such that at least one of two peaks of water, which appears at around 300° C. is not detected even when TDS (Thermal Desorption Spectroscopy) measurement is performed on the oxide semiconductor layer after being dehydrated or dehydrogenated, to 450° C. Therefore, even when TDS measurement is performed on a thin film transistor including the dehydrated or dehydrogenated oxide semiconductor layer to 450° C., the peak of water which appears at around 300° C. is not detected.
- After that, slow cooling is performed from the heat temperature T at which the oxide semiconductor layer is dehydrated or dehydrogenated to a temperature low enough to prevent entry of impurities such as water or hydrogen, specifically to a temperature which is lower than the heating temperature T by 100° C. It is important that the same furnace used for the dehydration or dehydrogenation is used without exposure to air and entry of impurities such as water or hydrogen is prevented. The dehydration or dehydrogenation is performed to make an oxide semiconductor layer a less-resistive type layer, that is, an n−-type (such as or n+-type) layer, and after that, the oxide semiconductor layer is made to be a high-resistive so as to be an i-type oxide semiconductor layer. In the case where a thin film transistor is manufactured using such an oxide semiconductor layer, the threshold voltage of the thin film transistor is positive and a so-called normally-off switching element can be obtained. It is preferable for a display device that a channel be formed with a threshold voltage that is a positive value as close to 0 V as possible. If the threshold voltage of the thin film transistor is negative, the thin film transistor tends to be a so-called normally-on TFT, in which current flows between the source electrode and the drain electrode even when the gate voltage is 0 V. In an active-matrix display device, electric characteristics of thin film transistors included in a circuit are important and affect the performance of the display device. Among the electric characteristics of thin film transistors, in particular, a threshold voltage (Vth) is important. When the threshold voltage value is high or a negative value even when the field effect mobility is high, it is difficult to control the circuit. When a thin film transistor has a high threshold voltage value with a large absolute value, the thin film transistor cannot perform switching function as a TFT and may be a load when the transistor is driven at a low voltage. In the case of an n-channel thin film transistor, it is preferable that a channel is formed and drain current begins to flow after a positive voltage is applied as a gate voltage. A transistor in which a channel is not formed unless the driving voltage is high and a transistor in which a channel is formed and drain current flows even at a negative voltage are unsuitable as thin film transistors used in a circuit.
- A gas atmosphere in which the temperature is decreased from the heat temperature T may be switched to a gas atmosphere different from that in which the temperature is increased to the heat temperature T. For example, the slow cooling is performed in the same furnace as the furnace for the dehydration or dehydrogenation, which is filled with a high-purity oxygen gas or N2O gas, or an ultra-dry air (with a dew point of −40° C. or less, preferably −60° C. or less) without exposure to air.
- Using the oxide semiconductor film, which is formed by the heat treatment for dehydration or dehydrogenation so as to reduce moisture contained in the film and then the slow cooling (or cooling) in an atmosphere (with a dew point of −40° C. or less, preferably −60° C. or less) in which moisture is not contained, the electric characteristics of the thin film transistor is improved and mass productivity and high performance can be provided for the thin film transistor.
- In this specification, heat treatment in an inert gas atmosphere of nitrogen or a rare gas (such as argon or helium) is referred to as heat treatment for dehydration or dehydrogenation. In this specification, dehydrogenation does not refer to only elimination in the form of H2 by the heat treatment, and dehydration or dehydrogenation also refers to elimination of H, OH, and the like for convenience.
- In the case where the heat treatment is performed in the inert gas atmosphere of nitrogen or a rare gas (such as argon or helium), the heat treatment makes an oxide semiconductor layer an oxygen-depleted type layer to reduce the resistance thereof, so that the oxide semiconductor layer is turned into an n-type (such as n−-type) oxide semiconductor layer.
- Further, a high-resistance drain region (also referred to as an HRD region) which overlaps the drain electrode layer and is an oxygen-depleted type is formed. In addition, a high-resistance source region (also referred to as an HRS region) which overlaps the source electrode layer and is an oxygen-depleted type is formed.
- Specifically, the carrier concentration of the high-resistance drain region is greater than or equal to 1×1018/cm3 and is at least higher than the carrier concentration of the channel formation region (less than 1×1018/cm3). The carrier concentration in this specification refers to a value of carrier concentration obtained by Hall effect measurement at room temperature.
- Further, at least part of the dehydrated or dehydrogenated oxide semiconductor layer is made into an oxygen-excess state to have higher resistance, i.e., to be an i-type, so that the channel formation region is formed. As the treatment for making the dehydrated or dehydrogenated oxide semiconductor layer into an oxygen-excess state, the following treatment is performed: deposition of an oxide insulating film which is in contact with the dehydrated or dehydrogenated oxide semiconductor layer by a sputtering method (also referred to as sputtering); heat treatment after the deposition of the oxide insulating film; heat treatment in an atmosphere including oxygen after the deposition of the oxide insulating film; or cooling treatment in an oxygen atmosphere or ultra-dry air (having a dew point of −40° C. or lower, preferably −60° C. or lower) after the heat treatment in an inert gas atmosphere, after the deposition of the oxide insulating film; or the like.
- Further, in order to make at least part of the dehydrated or dehydrogenated oxide semiconductor layer (a portion overlapping the gate electrode layer) the channel formation region, the oxide semiconductor layer is selectively made into an oxygen-excess state, thereby being high-resistance, that is, an i-type. The channel formation region can be formed in such a manner that a source and drain electrode layers formed using a metal electrode of Ti or the like are formed on and in contact with the dehydrated or dehydrogenated oxide semiconductor layer and an exposed region that does not overlap the source and the drain electrode layers is selectively made into an oxygen-excess state. In the case where the exposed region is selectively made into an oxygen-excess state, a high-resistance source region which overlaps the source electrode layer and a high-resistance drain region which overlaps the drain electrode layer are formed, by which the channel formation region is formed between the high-resistance source region and the high-resistance drain region. That is, the channel length of the channel formation region is self-aligned with the source and drain electrode layers.
- In this manner, a semiconductor device including a thin film transistor having high electrical characteristics and high reliability can be provided.
- By forming the high-resistance drain region in the oxide semiconductor layer overlapping the drain electrode layer, the reliability can be improved in the case where a driver circuit is formed. Specifically, by forming the high-resistance drain region, the conductivity can vary stepwise from the drain electrode layer to the channel formation region through the high-resistance drain region. Therefore, in the case where the thin film transistor operates with the drain electrode layer connected to a wiring for supplying a high power supply potential VDD, the high-resistance drain region serves as a buffer and a high electric field is not applied locally even if a high electric field is applied between the gate electrode layer and the drain electrode layer, so that the withstand voltage of the thin film transistor can be improved.
- In addition, by forming the high-resistance drain region and the high-resistance source region in the oxide semiconductor layer overlapping the drain electrode layer and the source electrode layer, reduction in leakage current can be achieved in the channel formation region in the case where the driver circuit is formed. Specifically, by forming the high-resistance drain region, leakage current between the drain electrode layer and the source electrode layer of the transistor flows through the drain electrode layer, the high-resistance drain region on the drain electrode layer side, the channel formation region, the high-resistance source region on the source electrode layer side, and the source electrode layer in this order. In that case, in the channel formation region, leakage current flowing from the high-resistance drain region on the drain electrode layer side to the channel formation region can be concentrated on the vicinity of the interface between the channel formation region and the gate insulating layer which has high resistance when the transistor is off; thus, the amount of leakage current in a back channel portion (part of a surface of the channel formation region, which is apart from the gate electrode layer) can be reduced.
- Further, the high-resistance source region which overlaps the source electrode layer and the high-resistance drain region which overlaps the drain electrode layer, although depending on the width of the gate electrode layer, overlap each other with part of the gate electrode layer and the gate insulating layer interposed therebetween, and the intensity of the electric field in the vicinity of an end portion of the drain electrode layer can be reduced more effectively.
- Further, an oxide conductive layer may be formed between the oxide semiconductor layer and the source and drain electrode layers. It is preferable that the oxide conductive layer contains zinc oxide as a component and do not contain indium oxide. For example, zinc oxide, zinc aluminum oxide, zinc aluminum oxynitride, gallium zinc oxide, or the like can be used. The oxide conductive layer also functions as a low-resistance drain (LRD, also referred to as an LRN (low-resistance n-type conductivity)) region. Specifically, the carrier concentration of the low-resistance drain region is higher than that of the high-resistance drain region (HRD region), and is preferably in the range of 1×1020/cm3 to 1×1021/cm3 inclusive, for example. Provision of the oxide conductive layer between the oxide semiconductor layer and the source and drain electrode layers can reduce the contact resistance and realize higher speed operation of the transistor. Accordingly, frequency characteristics of a peripheral circuit (a driver circuit) can be improved.
- The oxide conductive layer and the metal layer for forming the source and drain electrode layers can be formed successively.
- The above-described first wiring and second wiring may be formed using a wiring that is formed by stacking a metal material and the same material as that of the oxide conductive layer which functions as an LRN region or an LRD region. By stacking the metal and the oxide conductive layer, coverage at the step such as a portion for overlapping a lower wiring or an opening can be improved; thus, wiring resistance can be lowered. Furthermore, the local increase in resistance of a wiring due to migration or the like and disconnection of a wiring can be expected to be prevented; accordingly, a semiconductor device having high reliability can be provided.
- Also with respect to the above-described connection between the first wirings and the second wirings, an oxide conductive layer may be provided therebetween, by which increase in the contact resistance due to formation of an insulating oxide on a metal surface in the connection portion (contact portion) can be expected to be prevented; accordingly, a semiconductor device having high reliability can be provided.
- Since a thin film transistor is easily broken due to static electricity or the like, it is preferable that a protection circuit for protecting a thin film transistor included in a pixel portion be provided for a gate line or a source line, over the same substrate as a substrate for the pixel portion. It is preferable that the protection circuit be formed using a nonlinear element using an oxide semiconductor layer.
- Note that the ordinal numbers such as “first” and “second” in this specification are used for convenience and do not denote the order of steps or the stacking order of layers. In addition, the ordinal numbers in this specification do not denote particular names which specify the present invention.
- Thin film transistors using oxide semiconductor layers can be used for electronic devices or optical devices. For example, a thin film transistor using an oxide semiconductor layer can be used as a switching element of a liquid crystal display device, a light-emitting device, an electronic paper, or the like.
- Without being limited to display devices, insulated-gate semiconductor devices for high power control, particularly a semiconductor device called a power MOS device can be manufactured. As examples of the power MOS device, a MOSFET, an IGBT, and the like can be given.
- A semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- FIGS. 1A1 and 1A2 and
FIG. 1B illustrate a semiconductor device. -
FIGS. 2A to 2F illustrate a method for manufacturing a semiconductor device. - FIGS. 3A1 and 3A2 and
FIG. 3B illustrate a semiconductor device. -
FIGS. 4A to 4F illustrate a method for manufacturing a semiconductor device. -
FIGS. 5A to 5F illustrate a method for manufacturing a semiconductor device. -
FIGS. 6A and 6B illustrate semiconductor devices. -
FIG. 7 illustrates a semiconductor device. -
FIG. 8 illustrates a semiconductor device. -
FIG. 9 illustrates a semiconductor device. -
FIG. 10 illustrates a semiconductor device. -
FIG. 11 illustrates an equivalent circuit of a pixel of a semiconductor device. -
FIGS. 12A to 12C illustrate semiconductor devices. -
FIGS. 13A and 13B illustrate a semiconductor device. -
FIGS. 14A to 14C each illustrate a semiconductor device. -
FIG. 15 illustrates a semiconductor device. -
FIG. 16 illustrates a semiconductor device. -
FIG. 17 illustrates a semiconductor device. -
FIG. 18 illustrates an equivalent circuit of a pixel of a semiconductor device. -
FIG. 19 illustrates a semiconductor device. -
FIGS. 20A and 20B illustrate electronic appliances. -
FIGS. 21A and 21B illustrate electronic appliances. -
FIG. 22 illustrates an electronic appliance. -
FIG. 23 illustrates an electronic appliance. -
FIG. 24 illustrates electronic appliances. -
FIGS. 25A to 25D illustrate multi-tone masks. -
FIG. 26 illustrates results of simulation. -
FIG. 27 illustrates results of simulation. - Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, the present invention is not limited to the description below, and it is easily understood by those skilled in the art that modes and details disclosed herein can be modified in various ways without departing from the spirit and scope of the present invention. Therefore, the present invention is not construed as being limited to description of the embodiments.
- In
Embodiment 1, one embodiment of a semiconductor device and a manufacturing method of the semiconductor device will be described with reference to FIGS. 1A1 and 1A2 andFIG. 1B ,FIGS. 2A to 2F , andFIGS. 6A and 6B . - FIGS. 1A1 and 1A2 illustrate an example of a plane surface structure of a semiconductor device, and
FIG. 1B illustrates an example of a cross-sectional structure of the same. Athin film transistor 410 shown in FIGS. 1A2 and 1B is a kind of bottom-gate structure called a channel-etched type and is also called an inverted staggered thin film transistor. - FIG. 1A1 is a plane view of an intersection between a gate wiring layer (formed by the same step as a gate electrode layer) and a source wiring layer (formed by the same step as a wiring layer); FIG. 1A2 is a plane view of the channel-etched
thin film transistor 410; andFIG. 1B is a cross-sectional view along line C1-C2 and line D1-D2 in FIGS. 1A1 and 1A2. - The
thin film transistor 410, which is a channel-etched thin film transistor, includes agate electrode layer 411, agate insulating layer 402, anoxide semiconductor layer 412 including at least achannel formation region 413, a high-resistance source region 414 a, and a high-resistance drain region 414 b, asource electrode layer 415 a, and adrain electrode layer 415 b over asubstrate 400 having an insulating surface. Further, anoxide insulating layer 407 which covers thethin film transistor 410 and is in contact with thechannel formation region 413 is provided, and a protectiveinsulating layer 408 is provided thereover. - Openings (Contact holes) are formed to reach the
source electrode layer 415 a and thedrain electrode layer 415 b, in theoxide insulating layer 407 and the protective insulatinglayer 408. Wiring layers 417 a and 418 a are formed in one of the openings andwiring layers gate wiring layer 421 and source wiring layers 422 and 423 are stacked with thegate insulating layer 402, theoxide insulating layer 407, and the protective insulatinglayer 408 interposed therebetween. - In this manner, the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the insulating layer which covers the oxide semiconductor layer of the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- Accordingly, the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- Although the
thin film transistor 410 is described as a single-gate thin film transistor, a multi-gate thin film transistor including a plurality of channel formation regions can be formed when needed. - A process for forming the
thin film transistor 410 over a substrate is described below with reference toFIGS. 2A to 2F . - First, a conductive film is formed over the
substrate 400 having an insulating surface, and a first photolithography step is performed thereon, so that thegate electrode layer 411 and thegate wiring layer 421 are formed. A resist mask may be formed by an inkjet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs. - There is no particular limitation on a substrate that can be used as the
substrate 400 having an insulating surface as long as it has heat resistance to withstand heat treatment performed later. A glass substrate of barium borosilicate glass, aluminoborosilicate glass, or the like can be used. - When the temperature of the heat treatment performed later is high, it is preferable that a substrate having a strain point of 730° C. or higher be used as the glass substrate. As a material of the glass substrate, a glass material such as aluminosilicate glass, aluminoborosilicate glass, or barium borosilicate glass is used, for example. By containing a larger amount of barium oxide (BaO) than that of boric acid, a glass substrate is heat-resistant and of more practical use. Therefore, it is preferable to use a glass substrate containing BaO and B2O3 such that the amount of BaO is larger than that of B2O3.
- Instead of the glass substrate described above, a substrate formed using an insulator such as a ceramic substrate, a quartz substrate, or a sapphire substrate may be used as well. Alternatively, crystallized glass or the like may be used.
- An insulating film serving as a base film may be provided between the
substrate 400 and thegate electrode layer 411 and thegate wiring layer 421. The base film has a function of preventing diffusion of an impurity element from thesubstrate 400, and can be formed to have a single-layer or stacked-layer structure using one or more of a silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and a silicon oxynitride film. - The
gate electrode layer 411 and thegate wiring layer 421 can be formed to have a single-layer structure or a stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. - Next, the
gate insulating layer 402 is formed over thegate electrode layer 411 and thegate wiring layer 421. - The
gate insulating layer 402 can be formed to have a single layer of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, or an aluminum oxide layer or a stacked layer thereof by a plasma CVD method, a sputtering method, or the like. For example, a silicon oxynitride layer may be formed using SiH4, oxygen, and nitrogen as deposition gases by a plasma CVD method. The thickness of thegate insulating layer 402 is greater than or equal to 100 nm and less than or equal to 500 nm; in the case of a stacked layer, a first gate insulating layer having a thickness greater than or equal to 50 nm and less than or equal to 200 nm and a second gate insulating layer having a thickness greater than or equal to 5 nm and less than or equal to 300 nm are stacked. - In this embodiment, a silicon nitride layer having a thickness less than or equal to 200 nm is formed as the
gate insulating layer 402 by a plasma CVD method. - Next, an
oxide semiconductor film 440 is formed to a thickness greater than or equal to 2 nm and less than or equal to 200 nm over thegate insulating layer 402. It is preferable that theoxide semiconductor film 440 be as thin as a thickness greater than or equal to 50 nm so as to keep an amorphous state even when heat treatment for dehydration or dehydrogenation is performed after theoxide semiconductor film 440 is formed. Owing to the thickness of the oxide semiconductor film, the oxide semiconductor film can be prevented from being crystallized when heat treatment is performed after the formation of the oxide semiconductor layer. - Before the
oxide semiconductor film 440 is formed by a sputtering method, it is preferable that dust on a surface of thegate insulating layer 402 be removed by reverse sputtering in which an argon gas is introduced and plasma is generated. The reverse sputtering refers to a method in which, without application of voltage to a target side, an RF power source is used for application of voltage to a substrate side in an argon atmosphere to generate plasma in the vicinity of the substrate to change the qualities of the surface. Instead of an argon atmosphere, nitrogen, helium, oxygen, or the like may be used. - The
oxide semiconductor film 440 is formed using an In—Ga—Zn—O-based non-single-crystal film; or an In—Sn—Zn—O-based oxide semiconductor film, an In—Al—Zn—O-based oxide semiconductor film, a Sn—Ga—Zn—O-based oxide semiconductor film, an Al—Ga—Zn—O-based oxide semiconductor film, a Sn—Al—Zn—O-based oxide semiconductor film, an In—Zn—O-based oxide semiconductor film, a Sn—Zn—O-based oxide semiconductor film, an Al—Zn—O-based oxide semiconductor film, an In—O-based oxide semiconductor film, a Sn—O-based oxide semiconductor film, or a Zn—O-based oxide semiconductor film. - In this embodiment, the
oxide semiconductor film 440 is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target. A cross-sectional view of this stage corresponds toFIG. 2A . Further, theoxide semiconductor film 440 can be formed by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere of a rare gas (typically argon) and oxygen. In the case of using a sputtering method, it is preferable that deposition is performed with the use of a target containing SiO2 at greater than or equal to 2 wt % and less than or equal to 10 wt %, so that SiOx (x>0) which hinders crystallization is contained in theoxide semiconductor film 440; in this way, theoxide semiconductor film 440 can be prevented from being crystallized in heat treatment for dehydration or dehydrogenation performed later. - In this embodiment, film deposition is performed using an oxide semiconductor target containing In, Ga, and Zn (In2O3:Ga2O3:ZnO=1:1:1 [mol %] and In:Ga:Zn=1:1:0.5 [at %]). The deposition condition is set as follows: the distance between the substrate and the target is 100 mm, the pressure is 0.2 Pa, the direct current (DC) power supply is 0.5 kW, and the atmosphere is a mixed atmosphere of argon and oxygen (argon:oxygen=30 sccm:20 sccm and the oxygen flow rate is 40%). It is preferable to use a pulsed direct current (DC) power supply because dust can be reduced and the film thickness can be uniform. The In—Ga—Zn—O-based non-single-crystal film is formed to a thickness of greater than or equal to 5 nm and less than or equal to 200 nm. In this embodiment, as the oxide semiconductor film, an In—Ga—Zn—O-based non-single-crystal film with a thickness of 20 nm is formed using an In—Ga—Zn—O-based oxide semiconductor target by a sputtering method. Alternatively, as an oxide semiconductor target containing In, Ga, and Zn, a target having such composition ratio that In:Ga:Zn=1:1:1 [at %] or In:Ga:Zn=1:1:2 [at %] can be used.
- Examples of a sputtering method include an RF sputtering method in which a high-frequency power source is used for a sputtering power supply, a DC sputtering method, and a pulsed DC sputtering method in which a bias is applied in a pulsed manner. An RF sputtering method is used mainly in the case of forming an insulating film, and a DC sputtering method is used mainly in the case of forming a metal film.
- A multi-source sputtering apparatus in which a plurality of targets of different materials can be set can be used. With the multi-source sputtering apparatus, films of different materials can be formed to be stacked in the same chamber, or a film of plural kinds of materials can be formed by electric discharge at the same time in the same chamber.
- Alternatively, a sputtering apparatus provided with a magnet system inside the chamber and used for a magnetron sputtering method, or a sputtering apparatus used for an ECR sputtering method in which plasma generated with the use of microwaves is used without using glow discharge can be used.
- Further, as a deposition method using a sputtering method, a reactive sputtering method in which a target substance and a sputtering gas component are chemically reacted with each other during deposition to form a thin compound film thereof, or a bias sputtering method in which a voltage is also applied to a substrate during deposition can be used.
- Next, the
oxide semiconductor film 440 is processed into an island-shaped oxide semiconductor layer by a second photolithography step. A resist mask for forming the island-shaped semiconductor layer may be formed by an inkjet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs. - Next, the oxide semiconductor layer is subjected to dehydration or dehydrogenation. The temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 400° C. and lower than the strain point of the substrate. In this embodiment, the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, the
oxide semiconductor layer 441 is obtained (seeFIG. 2B ). - An example of a mechanism of water elimination in an oxide semiconductor film was analyzed along the reaction pathway below (reaction of not only water but also OH or H in the oxide semiconductor film). As the oxide semiconductor film, an In—Ga—Zn—O-based amorphous film was used.
- In addition, the optimal molecular structure of the simulation model in the ground state was calculated using the density functional theory (DFT). In the DFT, the total energy is represented as the sum of potential energy, electrostatic energy between electrons, electronic kinetic energy, and exchange-correlation energy including all the complicated interactions between electrons. Also in the DFT, an exchange-correlation interaction is approximated by a functional (that is, a function of another function) of one electron potential represented in terms of electron density to enable high-speed and highly-accurate calculations. In this embodiment, B3LYP which was a hybrid functional was used to specify the weight of each parameter related to exchange-correlation energy. In addition, as a basis function, LanL2DZ (a basis function in which a split valence basis is added to the effective core potential of the Ne shell) was applied to indium atoms, gallium atoms, and zinc atoms, and 6-311 (a basis function of a triple-split valence basis set using three contraction functions for each valence orbital) was applied to the other atoms. By the above basis functions, for example, orbits of 1s to 3s are considered in the case of hydrogen atoms while orbits of 1s to 4s and 2p to 4p are considered in the case of oxygen atoms. Furthermore, to improve calculation accuracy, the p function and the d function as polarization basis sets were added to hydrogen atoms and oxygen atoms, respectively.
- Gaussian 03 was used as a quantum chemistry computational program. A high performance computer (manufactured by SGI Japan, Ltd., Altix 4700) was used for the calculations.
- It is assumed that heat treatment for dehydration or dehydrogenation causes —OH groups included in the oxide semiconductor film to react with each other and thus to generate H2O. Therefore, the mechanism of generation and elimination of water was analyzed as shown in
FIG. 26 . InFIG. 26 , since Zn is divalent, in the case where M is Zn, one M-O bond is deleted inFIG. 26 . - In
FIG. 26 , M represents a metal atom and is any of the following three kinds: In, Ga, and Zn. At the startingstate 1, —OH forms a coordinate bond to cross-link M1 to M2. At thetransition state 2, H of the —OH is dislocated to the other —OH. At the intermediate 3, the generated H2O molecule forms a coordinate bond with the metal atom. At theend state 4, the H2O molecule is detached and moves away to infinity. - There are the following six combinations of (M1-M2): 1, In—In; 2, Ga—Ga; 3, Zn—Zn; 4, In—Ga; 5, In—Zn; and 6, Ga—Zn. Simulation was performed for all the combinations. In this simulation, cluster computing was employed using a simulation model in which M′ is replaced with H for simplifying the simulation.
- In the simulation, the energy diagram corresponding to the reaction pathway in
FIG. 26 was obtained. Of the six combinations of (M1-M2), a simulation result of 1, (In—In) is shown inFIG. 27 . - It was found from
FIG. 27 that the activation energy for generating water was 1.16 eV. By elimination of the generated water molecule, the film is destabilized by 1.58 eV. - When looking at
FIG. 27 in the opposite direction as a reaction from the right to the left, the reaction can be perceived as a reaction in which water enters the oxide semiconductor film. In that case, the activation energy at the time when water coordinated to the metal is hydrolyzed to produce two OH groups is 0.47 eV. - Similarly, the reaction pathways for the other combinations of (M1-M2) were analyzed. The activation energies (Ea [eV]) in the generation reaction of water in the
cases 1 to 6 are shown in Table 1. -
TABLE 1 the activation energy for generating water Ea [eV] 1 2 3 4 5 6 M1—M2 In—In Ga—Ga Zn—Zn In—Ga In—Zn Ga—Zn Ea 1.16 1.25 2.01 1.14 1.35 1.4 - It can be seen from Table 1 that the generation reaction of water is more likely to be caused in the
cases 1, (In—In) and 4, (In—Ga). On the contrary, the generation reaction of water is less likely to be caused in thecase 3, (Zn—Zn). Accordingly, it can be assumed that the generation reaction of water using Zn atoms is less likely to be caused. - The heat treatment apparatus is not limited to the electric furnace, an apparatus for heating an object by thermal conduction or thermal radiation from a heating element such as a resistance heating element may be provided. For example, an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used. An LRTA apparatus is an apparatus for heating an object by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp. A GRTA apparatus is an apparatus for performing heat treatment using a high-temperature gas. As the gas, an inert gas which does not react with an object to be processed by heat treatment, such as nitrogen or a rare gas such as argon is used.
- For example, as the first heat treatment, GRTA by which the substrate is moved into an inert gas heated to a high temperature as high as 650° C. to 700° C., heated for several minutes, and moved out of the inert gas heated to the high temperature may be performed. GRTA enables high-temperature heat treatment by a short period of time.
- In the first heat treatment, it is preferable that water, hydrogen, and the like be included as less as possible in nitrogen or the rare gas such as helium, neon, or argon. Alternatively, it is preferable that nitrogen or the rare gas such as helium, neon, or argon introduced into the heat treatment apparatus have a purity of 6N (99.9999%) or more, more preferably 7N (99.99999%) or more, that is, the impurity concentration be set to 1 ppm or less, more preferably 0.1 ppm or less.
- Further, the oxide semiconductor film may be crystallized to be a micro crystal film or a polycrystalline film depending on the condition of the first heat treatment or a material of the oxide semiconductor layer. For example, the oxide semiconductor layer may be crystallized to be a microcrystalline oxide semiconductor layer having a degree of crystallization of 90% or more, or 80% or more. The oxide semiconductor layer may become an amorphous oxide semiconductor layer containing no crystalline component depending on the condition of the first heat treatment or a material of the oxide semiconductor layer. The oxide semiconductor layer may become an oxide semiconductor film in which a microcrystalline portion (with a grain diameter greater than or equal to 1 nm and less than or equal to 20 nm, typically greater than or equal to 2 nm and less than or equal to 4 nm) is mixed into an amorphous oxide semiconductor. A needle-like crystal in a longitudinal direction (the film-thickness direction) may be generated on the surface side of the oxide semiconductor film in the case where heat treatment at a high temperature is performed using RTA (e.g., GRTA or LRTA).
- The first heat treatment of the oxide semiconductor layer can be performed on the
oxide semiconductor film 440 before it is processed into the island-shaped oxide semiconductor layer. In that case, after the first heat treatment, the substrate is taken out of the heat apparatus and a photolithography step is performed thereon. - The heat treatment for dehydration or dehydrogenation of the oxide semiconductor layer may be performed at any of the following timings: after the oxide semiconductor layer is formed; after a source electrode and a drain electrode are formed over the oxide semiconductor layer; and after a protective insulating film is formed over the source electrode and the drain electrode.
- Further, in the case where a contact hole is formed in the
gate insulating layer 402, the formation of the contact hole may be performed before or after the dehydration or dehydrogenation of theoxide semiconductor film 440. - The oxide semiconductor layer preferably includes In, more preferably In and Ga. In order to make an oxide semiconductor layer i-type (intrinsic), dehydration or dehydrogenation is effective.
- The etching of the oxide semiconductor film may be dry etching, without being limited to wet etching.
- As an etching gas for dry etching, a gas containing chlorine (chlorine-based gas such as chlorine (Cl2), boron chloride (BCl3), silicon chloride (SiCl4), or carbon tetrachloride (CCl4)) is preferably used.
- Alternatively, a gas containing fluorine (fluorine-based gas such as carbon tetrafluoride (CF4), sulfur fluoride (SF6), nitrogen fluoride (NF3), or trifluoromethane (CHF3)); hydrogen bromide (HBr); oxygen (O2); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like can be used.
- As a dry etching method, a parallel plate RIE (reactive ion etching) method or an ICP (inductively coupled plasma) etching method can be used. In order to etch into a desired shape, the etching condition (the amount of electric power applied to a coil-shaped electrode, the amount of electric power applied to an electrode on a substrate side, the temperature of the electrode on the substrate side, or the like) is adjusted as appropriate.
- As an etchant used for wet etching, a solution obtained by mixing phosphoric acid, acetic acid, and nitric acid, an ammonia peroxide mixture (hydrogen peroxide water at 31 wt %:ammonia water at 28 wt %:water=5:2:2), or the like can be used. ITO07N (produced by KANTO CHEMICAL CO., INC.) may be used.
- The etchant used in the wet etching is removed together with the material which is etched off, by cleaning. The waste liquid including the etchant and the material etched off may be purified and the material may be reused. A material such as indium included in the oxide semiconductor layer may be collected from the waste liquid after the etching and reused, thereby efficiently using resources and reducing the cost.
- The etching conditions (such as an etchant, etching time, and temperature) are adjusted as appropriate depending on the material in order to etch into an appropriate shape.
- Next, a metal conductive film is formed over the
gate insulating layer 402 and theoxide semiconductor layer 441. After that, a resist mask is formed by a third photolithography step, the metal conductive film is selectively etched to form thesource electrode layer 415 a and thedrain electrode layer 415 b, and then, the resist mask is removed (seeFIG. 2C ). - Note that each material and etching conditions are adjusted as appropriate so that the
oxide semiconductor layer 441 is not removed by the etching of the metal conductive film. - In this embodiment, a Ti film is used as the metal conductive film, and an In—Ga—Zn—O-based oxide is used for the
oxide semiconductor layer 441; and an ammonia hydrogen peroxide mixture (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used as an etchant. - It is preferable that the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced.
- It is preferable that the source and drain electrode layers are formed using a material including a metal with high oxygen affinity. It is preferable that the metal with high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- When thermal treatment is performed while the oxide semiconductor layer and the metal layer with high oxygen affinity are in contact with each other, oxygen atoms move from the oxide semiconductor layer to the metal layer, so that the carrier density in the vicinity of the interface therebetween is increased. A low-resistance region is formed in the vicinity of the interface therebetween, thereby reducing the contact resistance between the oxide semiconductor layer and the source and drain electrode layers.
- A heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- As the heat-resistant conductive material, an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used. A conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- The source and drain electrode layers may include a metal oxide layer. For example, a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- In the third photolithography step, only part of the
oxide semiconductor layer 441 may be etched off, whereby an oxide semiconductor layer having a groove (a depressed portion) may be formed. A resist mask for forming thesource electrode layer 415 a and thedrain electrode layer 415 b may be formed by an ink jet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs. - In order to reduce the number of photomasks and steps in the photolithography step, the etching step may be performed using a resist mask formed by a multi-tone mask that is a mask through which light is transmitted to have a plurality of intensities. A resist mask formed with the use of a multi-tone mask has a plurality of thicknesses and further can be changed in shape by etching; therefore, the resist mask can be used in a plurality of etching steps for processing into different patterns. Therefore, a resist mask corresponding at least two kinds of different patterns can be formed by one multi-tone mask. In this manner, the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can also be reduced, whereby simplification of a process can be realized.
- Next, plasma treatment is performed thereon, using a gas such as N2O, N2, or Ar. By this plasma treatment, absorbed water and the like attached to an exposed surface of the oxide semiconductor layer are removed. Plasma treatment may be performed using a mixture gas of oxygen and argon as well.
- After the plasma treatment, the
oxide insulating layer 407 which functions as a protective insulating film which is in contact with part of the oxide semiconductor layer is formed without exposure to air. - The
oxide insulating layer 407 has a thickness of at least 1 nm and can be formed by a method by which impurities such as water and hydrogen are mixed into theoxide insulating layer 407 as less as possible such as a sputtering method, as appropriate. When hydrogen is contained in theoxide insulating layer 407, entry of the hydrogen to the oxide semiconductor layer or extraction of oxygen in the oxide semiconductor layer by the hydrogen is caused, thereby making the resistance of the backchannel of the oxide semiconductor layer low (to have an n-type conductivity), so that a parasitic channel is formed. Therefore, it is important that a formation method in which hydrogen is used as less as possible is employed such that theoxide insulating layer 407 contains hydrogen as less as possible. - In this embodiment, a 200-nm-thick silicon oxide film is deposited as the
oxide insulating layer 407 by a sputtering method. The substrate temperature in the film deposition may be greater than or equal to room temperature and less than or equal to 300° C.; in this embodiment, the temperature is 100° C. The silicon oxide film can be deposited by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere including a rare gas (typically argon) and oxygen. A silicon oxide target or a silicon target can be used as a target. For example, with use of a silicon target, a silicon oxide film can be formed by a sputtering method in an atmosphere including oxygen and nitrogen. As theoxide insulating layer 407 formed in contact with the oxide semiconductor layer whose resistance is reduced, an inorganic insulating film that includes impurities such as moisture, a hydrogen ion, and OH− as less as possible and blocks entry of these from the outside may be used; typically, a silicon oxide film, a silicon nitride oxide film, an aluminum oxide film, an aluminum oxynitride film, or the like is used. - Next, second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.). For example, the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere. The second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the
oxide insulating layer 407. - Through the above-described steps, the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state. As a result, the
channel formation region 413 overlapping thegate electrode layer 411 becomes I-type, and the high-resistance source region 414 a which overlaps thesource electrode layer 415 a and the high-resistance drain region 414 b which overlaps thedrain electrode layer 415 b are formed in a self-aligned manner. Through the above process, thethin film transistor 410 is formed. - Further, heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air. In this embodiment, the heat treatment is performed at 150° C. for 10 hours. This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature. This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- By the formation of the high-
resistance drain region 414 b (and the high-resistance source region 414 a) in part(s) of the oxide semiconductor layer, which overlaps/overlap thedrain electrode layer 415 b (and thesource electrode layer 415 a), reliability of the thin film transistor can be improved. Specifically, by the formation of the high-resistance drain region 414 b, the conductivity can be gradually changed from thedrain electrode layer 415 b to the high-resistance drain region 414 b and the channel formation region in this order. Thus, when the transistor operates with thedrain electrode layer 415 b connected to a wiring that supplies a high power supply potential VDD, the transistor can have increased withstand voltage because the high-resistance drain region serves as a buffer even when a high electric field is applied between thegate electrode layer 411 and thedrain electrode layer 415 b so that a localized high electric field is not applied to the transistor. - The high-resistance source region and the high-resistance drain region may be formed at all depths in the film thickness direction in the oxide semiconductor layer in the case where the oxide semiconductor layer is as thin as 15 nm or less; whereas in the case where the oxide semiconductor layer is as thick as a thickness greater than or equal to 30 nm and less than or equal to 50 nm, parts of the oxide semiconductor layer, that is, regions of the oxide semiconductor layer, which are in contact with the source and drain electrode layers and the vicinity thereof may be reduced in the resistance, so that the high-resistance source region and the high-resistance drain region are formed and a region of the oxide semiconductor layer, near the gate insulating layer can be made to be I-type.
- A protective insulating layer may be formed over the
oxide insulating layer 407. For example, a silicon nitride film is formed by an RF sputtering method. An RF sputtering method is preferable as the formation method of the protective insulating layer because of high productivity. The protective insulating layer is formed using an inorganic insulating film which includes impurities such as moisture, a hydrogen ion, and OH− as less as possible and blocks entry of these from the outside; for example, a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, an aluminum oxynitride film, or the like is used. In this embodiment, the protective insulatinglayer 408 is formed using a silicon nitride film as the protective insulating layer (seeFIG. 2D ). - Next, a fourth photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the
oxide insulating layer 407 and the protective insulatinglayer 408, so thatopenings source electrode layer 415 a and thedrain electrode layer 415 b are formed (seeFIG. 2E ). - A stacked-layer conductive layer is formed in the
openings source electrode layer 415 a and thedrain electrode layer 415 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a fifth photolithography step. The stacked-layer conductive layer is selectively etched to form the wiring layers 417 a, 417 b, 418 a, and 418 b, and the source wiring layers 422 and 423 in the intersection (seeFIG. 2F ). - The wiring layers 417 a, 417 b, 418 a, and 418 b are formed using conductive films having resistances lower than that of the source and drain electrode layers. In particular, the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. In this embodiment, an aluminum film is used as each of the wiring layers 417 a and 417 b which are first wiring layers and a titanium film is used as each of the wiring layers 418 a and 418 b which are second wiring layers.
- A planarization insulating layer for planarization may be provided over the protective insulating
layer 408. An example in which a planarization insulating layer is provided is shown inFIG. 6A . InFIG. 6A , aplanarization insulating layer 409 is formed over the protective insulatinglayer 408, and the wiring layers 417 a, 417 b, 418 a, and 418 b are formed in the openings provided in theoxide insulating layer 407, the protective insulatinglayer 408, and theplanarization insulating layer 409. The source wiring layers 422 and 423 are formed over theplanarization insulating layer 409. The provision of theplanarization insulating layer 409 further distances thegate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased. - The
planarization insulating layer 409 can be formed using a heat-resistant organic material such as polyimide, acrylic, benzocyclobutene, polyamide, or epoxy. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, PSG (phosphosilicate glass), BPSG (borophosphosilicate glass), or the like. Theplanarization insulating layer 409 may be formed by stacking a plurality of insulating films formed using these materials. - The siloxane-based resin corresponds to a resin including a Si—O—Si bond formed using a siloxane-based material as a starting material. The siloxane-based resin may include as a substituent an organic group (e.g., an alkyl group or an aryl group) or a fluoro group. The organic group may include a fluoro group.
- There is no particular limitation on the method for forming the
planarization insulating layer 409, and any of the following can be used depending on a material thereof: a sputtering method, a spin coating method, a dipping method, a spray coating method, or a droplet discharging method (e.g., an inkjet method, screen printing, or offset printing), a roll coating method, a curtain coating method, or a knife coating method, and the like. - Alternatively, as shown in
FIG. 6B , the wiring layer and the source wiring layer may be formed over theoxide insulating layer 407 without providing a protective insulating layer. InFIG. 6B , thesource wiring layer 422 is provided over theoxide insulating layer 407, and the wiring layers 417 a and 417 b are provided in openings formed in theoxide insulating layer 407. As described above, the wiring layer may have a single-layer structure. - In this manner, a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- In
Embodiment 2, an example of a semiconductor device including a thin film transistor having a structure different from that ofEmbodiment 1 will be described below. - FIGS. 3A1 and 3A2 illustrate an example of a plane surface structure of a semiconductor device, and
FIG. 3B illustrates an example of a cross-sectional structure of the same. Athin film transistor 450 shown in FIGS. 3A2 and 3B is a kind of bottom-gate structure called a channel-protective type (channel-stop type) and is also called an inverted staggered thin film transistor. - FIG. 3A1 is a plane view of an intersection between a gate wiring layer (formed by the same step as a gate electrode layer) and a source wiring layer (formed by the same step as a wiring layer); FIG. 3A2 is a plane view of the channel-protective type
thin film transistor 450; andFIG. 3B is a cross-sectional view along line C3-C4 and line D3-D4 in FIGS. 3A1 and 3A2. - The
thin film transistor 450, which is a channel-protective type thin film transistor, includes agate electrode layer 451, agate insulating layer 402, anoxide semiconductor layer 452 including at least achannel formation region 453, a high-resistance source region 454 a, and a high-resistance drain region 454 b, asource electrode layer 455 a, and adrain electrode layer 455 b over asubstrate 400 having an insulating surface. Further, anoxide insulating layer 456 which covers thethin film transistor 450, is in contact with thechannel formation region 413, and functions as a channel protective layer is provided, and a protectiveinsulating layer 408 is provided thereover. - Openings (Contact holes) are formed to reach the
source electrode layer 455 a and thedrain electrode layer 455 b, in the protective insulatinglayer 408. Wiring layers 457 a and 458 a are formed in one of the openings andwiring layers gate wiring layer 421 and source wiring layers 422 and 423 are stacked with thegate insulating layer 402, anoxide insulating layer 459, and the protective insulatinglayer 408 interposed therebetween. - The
oxide insulating layer 459 is not necessarily provided in the intersection; however, the provision of theoxide insulating layer 459 further distances thegate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased. - The
oxide insulating layers oxide insulating layer 407 described inEmbodiment 1. In this embodiment, the oxide insulating layer is formed by a sputtering method and is processed into theoxide insulating layers - In this manner, the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the protective insulating layer which covers the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- Accordingly, the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- Although the
thin film transistor 450 is described as a single-gate thin film transistor, a multi-gate thin film transistor including a plurality of channel formation regions can be formed when needed. - A process for forming the
thin film transistor 450 over a substrate is described below with reference toFIGS. 4A to 4F . - First, a conductive film is formed over the
substrate 400 having an insulating surface, and a first photolithography step is performed thereon, so that thegate electrode layer 451 and thegate wiring layer 421 are formed. A resist mask may be formed by an inkjet method. A photomask is not used when the resist mask is formed by an inkjet method, which results in reducing manufacturing costs. - The
gate electrode layer 451 and thegate wiring layer 421 can be formed to have a single-layer structure or a stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. - Next, the
gate insulating layer 402 is formed over thegate electrode layer 451 and thegate wiring layer 421. - In this embodiment, a silicon nitride layer having a thickness of less than or equal to 200 nm is formed as the
gate insulating layer 402 by a plasma CVD method. - Next, an oxide semiconductor film is formed to a thickness greater than or equal to 2 nm and less than or equal to 200 nm over the
gate insulating layer 402, and then, the oxide semiconductor film is processed into an island-shaped oxide semiconductor layer by a second photolithography step. In this embodiment, the oxide semiconductor film is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target. - Next, the oxide semiconductor layer is subjected to dehydration or dehydrogenation. The temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 400° C. and lower than the strain point of the substrate. In this embodiment, the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, an
oxide semiconductor layer 441 is obtained (seeFIG. 4A ). - Next, plasma treatment is performed thereon, using a gas such as N2O, N2, or Ar. By this plasma treatment, absorbed water and the like attached to an exposed surface of the oxide semiconductor layer are removed. Plasma treatment may be performed using a mixture gas of oxygen and argon as well.
- Next, an oxide insulating layer is formed over the
gate insulating layer 402 and theoxide semiconductor layer 441. After that, a resist mask is formed by a third photolithography step, the oxide insulating layer is selectively etched to form theoxide insulating layer 456 and theoxide insulating layer 459, and then, the resist mask is removed. - In this embodiment, a 200-nm-thick silicon oxide film is deposited as each of the
oxide insulating layer 456 and theoxide insulating layer 459 by a sputtering method. The substrate temperature in the film deposition may be greater than or equal to room temperature and less than or equal to 300° C.; in this embodiment, the temperature is 100° C. The silicon oxide film can be deposited by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere including a rare gas (typically argon) and oxygen. A silicon oxide target or a silicon target can be used as a target. For example, with use of a silicon target, a silicon oxide film can be formed by a sputtering method in an atmosphere including oxygen and nitrogen. As theoxide insulating layer 456 formed in contact with the oxide semiconductor layer whose resistance is reduced, an inorganic insulating film that includes impurities such as moisture, a hydrogen ion, and OH− as less as possible and blocks entry of these from the outside may be used; typically, a silicon oxide film, a silicon nitride oxide film, an aluminum oxide film, an aluminum oxynitride film, or the like is used. - Next, second heat treatment may be performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.). For example, the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere. The second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the
oxide insulating layer 456. - In this embodiment, the
oxide semiconductor layer 441 which is provided with theoxide insulating layer 456 and is partly exposed is further subjected to heat treatment in a nitrogen atmosphere or an inert gas atmosphere or under a reduced pressure. By the heat treatment in a nitrogen atmosphere or an inert gas atmosphere or under a reduced pressure, the resistance of the exposed region of theoxide semiconductor layer 441, which is not covered by theoxide insulating layer 456 can be reduced. For example, heat treatment is performed in a nitrogen atmosphere at 250° C. for one hour. - With the heat treatment on the
oxide semiconductor layer 441 provided with theoxide insulating layer 456 in a nitrogen atmosphere, the resistance of the exposed region of theoxide semiconductor layer 441 is reduced, so that anoxide semiconductor layer 452 including regions with different resistances (indicated as a shaded region and a white region inFIG. 4B ) is formed. - Next, a metal conductive film is formed over the
gate insulating layer 402, the oxide semiconductor layer 452 m and theoxide insulating layer 456. After that, a resist mask is formed by a fourth photolithography step, the metal conductive film is selectively etched to form thesource electrode layer 455 a and thedrain electrode layer 455 b, and then, the resist mask is removed (seeFIG. 4C ). - It is preferable that the
source electrode layer 455 a and thedrain electrode layer 455 b are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. - It is preferable that the
source electrode layer 455 a and thedrain electrode layer 455 b are formed using a material including a metal with a high oxygen affinity. It is preferable that the metal with a high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of thesource electrode layer 455 a and thedrain electrode layer 455 b. - When thermal treatment is performed while the oxide semiconductor layer and the metal layer with a high oxygen affinity are in contact with each other, oxygen atoms move from the oxide semiconductor layer to the metal layer, so that the carrier density in the vicinity of the interface therebetween is increased. Therefore, a low-resistance region is formed in the vicinity of the interface therebetween, thereby reducing the contact resistance between the oxide semiconductor layer and the source and drain electrode layers.
- A heat-resistant conductive material may be used in the
source electrode layer 455 a and thedrain electrode layer 455 b. By using the heat-resistant conductive material, the change of properties or degradation of thesource electrode layer 455 a and thedrain electrode layer 455 b can be prevented even when thermal treatment is performed after the formation of thesource electrode layer 455 a and thedrain electrode layer 455 b. - As the heat-resistant conductive material, an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used. A conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- The
source electrode layer 455 a and thedrain electrode layer 455 b may include a metal oxide layer. For example, a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed. - When the
source electrode layer 455 a and thedrain electrode layer 455 b are as thin as light is transmitted, thesource electrode layer 455 a and thedrain electrode layer 455 b have light-transmitting properties. - Through the above-described steps, the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state. As a result, the
channel formation region 453 overlapping thegate electrode layer 451 becomes I-type, and the high-resistance source region 454 a which overlaps thesource electrode layer 455 a and the high-resistance drain region 454 b which overlaps thedrain electrode layer 455 b are formed in a self-aligned manner. Through the above process, thethin film transistor 450 is formed. - Further, heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air. In this embodiment, the heat treatment is performed at 150° C. for 10 hours. This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature. This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- By the formation of the high-
resistance drain region 454 b (and the high-resistance source region 454 a) in part(s) of the oxide semiconductor layer, which overlaps/overlap thedrain electrode layer 455 b (and thesource electrode layer 455 a), reliability of the thin film transistor can be improved. Specifically, by the formation of the high-resistance drain region 454 b, the conductivity can be gradually changed from thedrain electrode layer 455 b to the high-resistance drain region 454 b and the channel formation region in this order. Thus, when the transistor operates with thedrain electrode layer 455 b connected to a wiring that supplies a high power supply potential VDD, the transistor can have increased withstand voltage because the high-resistance drain region serves as a buffer even when a high electric field is applied between thegate electrode layer 451 and thedrain electrode layer 455 b so that a localized high electric field is not applied to the transistor. - The protective
insulating layer 408 is formed over thesource electrode layer 455 a, thedrain electrode layer 455 b, theoxide insulating layer 456, and theoxide insulating layer 459. For example, a silicon nitride film is formed by an RF sputtering method. An RF sputtering method is preferable as the formation method of the protective insulatinglayer 408 because of high productivity. The protectiveinsulating layer 408 is formed using an inorganic insulating film which includes impurities such as moisture, a hydrogen ion, and OH− as less as possible and blocks entry of these from the outside; for example, a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, an aluminum oxynitride film, or the like is used. In this embodiment, the protective insulatinglayer 408 is formed using a silicon nitride film (seeFIG. 4D ). - An oxide insulating layer may be formed over the
source electrode layer 455 a, thedrain electrode layer 455 b, theoxide insulating layer 456, and theoxide insulating layer 459, and the protective insulatinglayer 408 may be stacked over theoxide insulating layer 408. Aplanarization insulating layer 409 as shown inFIG. 6A may be provided. The provision of theplanarization insulating layer 409 further distances thegate wiring layer 421 and the source wiring layers 422 and 423 from each other, by which the parasitic capacitance can be further decreased. - Next, a fifth photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the protective insulating
layer 408, so thatopenings source electrode layer 455 a and thedrain electrode layer 455 b are formed (seeFIG. 4E ). - A stacked-layer conductive layer is formed in the
openings source electrode layer 455 a and thedrain electrode layer 455 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a sixth photolithography step. The stacked-layer conductive layer is selectively etched to form the wiring layers 457 a, 457 b, 458 a, and 458 b, and the source wiring layers 422 and 423 in the intersection (seeFIG. 4F ). - The wiring layers 457 a, 457 b, 458 a, and 458 b are formed using conductive films having resistances lower than that of the source and drain electrode layers. In particular, the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. In this embodiment, an aluminum film is used as each of the wiring layers 457 a and 457 b which are first wiring layers and a titanium film is used as each of the wiring layers 458 a and 458 b which are second wiring layers.
- In this manner, a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- In
Embodiment 3, another example which is different fromEmbodiment 1 in the manufacturing process of a semiconductor device including a thin film transistor will be described with reference toFIGS. 5A to 5F .FIGS. 5A to 5F are the same as FIGS. 1A1, 1A2, andFIG. 1B andFIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted. In this embodiment, a mask layer formed using a multi-tone mask is used in a photolithography step. - Since a mask layer formed with the use of a multi-tone mask has a plurality of film thicknesses and further can be changed in shape by performing etching on the mask layer, the mask layer can be used in a plurality of etching steps for processing into different patterns. Therefore, a mask layer corresponding at least two kinds of different patterns can be formed by one multi-tone mask. Thus, the number of light-exposure masks can be reduced and the number of photolithography steps can be also reduced accordingly, whereby simplification of a process can be realized.
- In accordance with
Embodiment 1, agate wiring layer 421 and agate electrode layer 481 are formed over asubstrate 400 by a first photolithography step, and agate insulating layer 402 is stacked thereover. An oxide semiconductor film is formed over thegate insulating layer 402. In this embodiment, the oxide semiconductor film is formed by a sputtering method with the use of an In—Ga—Zn—O-based oxide semiconductor target. - The substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450° C. for one hour in order for dehydration or dehydrogenation, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, an
oxide semiconductor film 465 is obtained - Next, a metal
conductive film 466 is formed over theoxide semiconductor film 465 by a sputtering method or a vacuum evaporation method (seeFIG. 5A ). - The metal
conductive film 466 is a conductive film which forms a source and drain electrode layers. It is preferable that the source and drain electrode layers are as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. - It is preferable that the source and drain electrode layers are formed using a material including a metal with a high oxygen affinity. It is preferable that the metal with a high oxygen affinity be one or more materials selected from titanium, aluminum, manganese, magnesium, zirconium, beryllium, and thorium. In this embodiment, a titanium film is used as each of the source and drain electrode layers.
- When thermal treatment is performed while the oxide semiconductor layer and the metal layer with a high oxygen affinity are in contact with each other, oxygen atoms move from the oxide semiconductor layer to the metal layer, so that the carrier density in the vicinity of the interface therebetween is increased. A low-resistance region is formed in the vicinity of the interface therebetween, thereby reducing the contact resistance between the oxide semiconductor layer and the source and drain electrode layers.
- A heat-resistant conductive material may be used in the source and drain electrode layers. By using the heat-resistant conductive material, the change of properties or degradation of the source and drain electrode layers can be prevented even when thermal treatment is performed after the formation of the source and drain electrode layers.
- As the heat-resistant conductive material, an element selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy including any of the above elements as its component, an alloy film including a combination of any of these elements, a nitride including any of the above elements as its component, or the like can be used. A conductive film having heat resistance in which a low-resistant conductive material such as aluminum (Al) or copper (Cu) is combined with the above-described heat-resistant conductive material may be used.
- The source and drain electrode layers may include a metal oxide layer. For example, a structure in which a titanium oxide film is provided between an oxide semiconductor layer and a titanium film, or a structure in which a titanium oxide film (for example, having a thickness greater than or equal to 1 nm and less than or equal to 20 nm) is provided between a titanium film (for example, having a thickness greater than or equal to 0.1 nm and less than or equal to 5 nm) and an oxide insulating layer may be employed.
- When the source and drain electrode layers are as thin as light is transmitted, the source and drain electrode layers have light-transmitting properties.
- A second photolithography step is performed, so that a resist
mask 460 is formed over theoxide semiconductor film 465 and the metalconductive film 466. - In this embodiment, an example is shown in which a high-tone mask is used for light exposure to form the resist
mask 460. A resist is formed in order to form the resistmask 460. As the resist, a positive type resist or a negative type resist can be used. In this embodiment, a positive type resist is used. The resist may be formed by a spin coating method or may be selectively formed by an inkjet method. When the resist is selectively formed by an inkjet method, a resist can be prevented from being formed in an unintended portion, which results in reducing waste of the material. - Next, the resist is irradiated with light with the use of a multi-tone mask 81 as a light-exposure mask, so that the resist is exposed to light.
- Here, light exposure using the multi-tone mask 81 is described with reference to
FIGS. 25A to 25D . - A multi-tone mask enables three levels of light exposure to form an exposed portion, a half-exposed portion, and an unexposed portion: a multi-tone mask is a photomask through which light is transmitted to have a plurality of intensities. With one-time light exposure and development process, a resist mask with regions of plural thicknesses (typically, two kinds of thicknesses) can be formed. Accordingly, by using a multi-tone mask, the number of photomasks can be reduced.
- Typical examples of the multi-tone mask are a gray-
tone mask 81 a shown inFIG. 25A and a half-tone mask 81 b shown inFIG. 25C . - As shown in
FIG. 25A , the gray-tone mask 81 a includes a light-transmittingsubstrate 83, and a light-blockingportion 84 and adiffraction grating 85 that are formed on the light-transmittingsubstrate 83. The light transmittance of the light-blockingportion 84 is 0%. Thediffraction grating 85 has a light-transmitting portion in a slit form, a dot form, a mesh form, or the like with intervals that are less than or equal to the resolution limit of light used for the exposure, whereby the light transmittance can be controlled. Thediffraction grating 85 can be in a slit form, a dot form, or a mesh form with regular intervals; or in a slit form, a dot form, or a mesh form with irregular intervals. - As the light-transmitting
substrate 83, a light-transmitting substrate such as a quartz substrate can be used. The light-blockingportion 84 and thediffraction grating 85 can be formed using a light-blocking material that absorbs light, such as chromium or chromium oxide. - When the gray-
tone mask 81 a is irradiated with light for exposure, alight transmittance 86 of the light-blockingportion 84 is 0% and thelight transmittance 86 of a region where none of the light-blockingportion 84 and thediffraction grating 85 are provided is 100% as shown inFIG. 25B . Thelight transmittance 86 of thediffraction grating 85 can be controlled in the range of 10% to 70%. The light transmittance of thediffraction grating 85 can be controlled by adjusting the interval or pitch of slits, dots, or meshes of the diffraction grating. - As shown in
FIG. 25C , the half-tone mask 81 b includes a light-transmittingsubstrate 83, and a semi-light-transmittingportion 87 and a light-blockingportion 88 that are formed on the light-transmittingsubstrate 83. The semi-light-transmittingportion 87 can be formed using MoSiN, MoSi, MoSiO, MoSiON, CrSi, or the like. The light-blockingportion 88 can be formed using a light-blocking material that absorbs light, such as chromium or chromium oxide. - When the half-
tone mask 81 b is irradiated with light for exposure, alight transmittance 89 of the light-blockingportion 88 is 0% and thelight transmittance 89 of a region where none of the light-blockingportion 88 and the semi-light-transmittingportion 87 are provided is 100% as shown inFIG. 25D . Thelight transmittance 89 of the semi-light-transmittingportion 87 can be controlled in the range of 10% to 70%. The light transmittance of the semi-light-transmittingportion 87 can be controlled by a material of the semi-light-transmittingportion 87. - After the light exposure using the multi-tone mask, development is carried out, whereby the resist
mask 460 with regions having different thicknesses can be formed as shown inFIG. 5B . - Next, a first etching step is performed using the resist
mask 460, so that theoxide semiconductor film 465 and the metalconductive film 466 are etched into island shapes. As a result, anoxide semiconductor layer 461 and a metalconductive layer 462 can be formed (seeFIG. 5B ). - Next, ashing is performed on the resist
mask 460. Consequently, the area (the volume when considering three dimensions) of the resist mask is reduced and the thickness is reduced. Through this step, the resist of the resist mask in a region with a small thickness (a region overlapping with part of the gate electrode layer 481) is removed, so that resistmasks 463 a and 436 b which are separated from each other can be formed. - With the resist
masks 463 a and 436 b, an unnecessary portion is removed by etching, so that asource electrode layer 485 a and adrain electrode layer 485 b are formed (seeFIG. 5C ). - Each material and etching conditions of the etching on the metal
conductive layer 462 are adjusted as appropriate such that theoxide semiconductor layer 461 is not removed by the etching. - In this embodiment, a Ti film is used as the metal
conductive layer 462; an In—Ga—Zn—O-based oxide is used for theoxide semiconductor layer 461; and an ammonia hydrogen peroxide solution (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used as an etchant. - The etching of the metal conductive film and the oxide semiconductor film may be dry etching, without being limited to wet etching.
- As an etching gas for dry etching, a gas containing chlorine (chlorine-based gas such as chlorine (Cl2), boron chloride (BCl3), silicon chloride (SiCl4), or carbon tetrachloride (CCl4)) is preferably used.
- Alternatively, the following can be used: a gas containing fluorine (fluorine-based gas such as carbon tetrafluoride (CF4), sulfur fluoride (SF6), nitrogen fluoride (NF3), or trifluoromethane (CHF3)); hydrogen bromide (HBr); oxygen (O2); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like.
- As a dry etching method, a parallel plate RIE (reactive ion etching) method or an ICP (inductively coupled plasma) etching method can be used. In order to etch into a desired shape, the etching condition (the amount of electric power applied to a coil-shaped electrode, the amount of electric power applied to an electrode on a substrate side, the temperature of the electrode on the substrate side, or the like) is adjusted as appropriate.
- As an etchant used for wet etching, a solution obtained by mixing phosphoric acid, acetic acid, and nitric acid, an ammonia peroxide mixture (hydrogen peroxide water at 31 wt %:ammonia water at 28 wt %:water=5:2:2), or the like can be used. ITO07N (produced by KANTO CHEMICAL CO., INC.) may be used.
- The etchant used in the wet etching is removed together with the material which is etched off, by cleaning. The waste liquid including the etchant and the material etched off may be purified and the material may be reused. A material such as indium included in the oxide semiconductor layer may be collected from the waste liquid after the etching and reused, thereby efficiently using resources and reducing the cost.
- The etching conditions (such as an etchant, etching time, and temperature) are adjusted as appropriate depending on the material in order to etch into an appropriate shape.
- Next, the resist
masks 463 a and 436 b are removed, and anoxide insulating layer 407 which functions as a protective insulating film which is in contact with part of theoxide semiconductor layer 461 is formed. In this embodiment, a 200-nm-thick silicon oxide film is deposited as theoxide insulating layer 407 by a sputtering method. - Next, second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., for example a temperature higher than or equal to 250° C. and lower than or equal to 350° C.). For example, the second heat treatment is performed at 250° C. for one hour in a nitrogen atmosphere. The second heat treatment performs heating while part (a channel formation region) of the oxide semiconductor layer is in contact with the
oxide insulating layer 407. - Through the above-described steps, the heat treatment for dehydration or dehydrogenation is performed on the oxide semiconductor film to reduce the resistance, and then, part of the oxide semiconductor film is selectively made into an oxygen-excess state. As a result, a
channel formation region 483 overlapping thegate electrode layer 481 becomes I-type, and a high-resistance source region 484 a which overlaps thesource electrode layer 485 a and a high-resistance drain region 484 b which overlaps thedrain electrode layer 485 b are formed in a self-aligned manner. Through the above process, athin film transistor 480 is formed. - Further, heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air. In this embodiment, the heat treatment is performed at 150° C. for 10 hours. This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature. This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- Next, a protective
insulating layer 408 is formed over theoxide insulating layer 407. In this embodiment, the protective insulatinglayer 408 is formed using a silicon nitride film as the protective insulating layer (seeFIG. 5D ). - Next, a third photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the
oxide insulating layer 407 and the protective insulatinglayer 408, so thatopenings source electrode layer 485 a and thedrain electrode layer 485 b are formed (seeFIG. 5E ). - A stacked-layer conductive layer is formed in the
openings source electrode layer 485 a and thedrain electrode layer 485 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a fourth photolithography step. The stacked-layer conductive layer is selectively etched to form wiring layers 487 a, 487 b, 488 a, and 488 b, and source wiring layers 422 and 423 in the intersection (seeFIG. 5F ). - The wiring layers 487 a, 487 b, 488 a, and 488 b are formed using conductive films having resistances lower than that of the source and drain electrode layers. In particular, the wiring layers can be formed to have a single-layer or stacked-layer structure using a metal material such as aluminum, copper, chromium, tantalum, molybdenum, tungsten, titanium, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. In this embodiment, an aluminum film is used as each of the wiring layers 487 a and 487 b which are first wiring layers and a titanium film is used as each of the wiring layers 488 a and 488 b which are second wiring layers.
- In this manner, a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- This embodiment can be implemented combining with another embodiment as appropriate.
- In
Embodiment 4, an example in which a gate electrode layer is formed using a light-transmitting conductive material inEmbodiment 1 will be described with reference toFIG. 7 . Therefore, the same asEmbodiment 1 can be applied, and the description of the same portions asEmbodiment 1 and portions and steps having similar functions toEmbodiment 1 are omitted.FIG. 7 is the same as FIGS. 1A1, 1A2, andFIG. 1B andFIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted. - A
thin film transistor 430 shown inFIG. 7 is a channel-etched thin film transistor, and includes agate electrode layer 431, agate insulating layer 402, anoxide semiconductor layer 432 including at least achannel formation region 433, a high-resistance source region 434 a, and a high-resistance drain region 434 b, asource electrode layer 435 a, and adrain electrode layer 435 b over asubstrate 400 having an insulating surface. Further, anoxide insulating layer 407 which covers thethin film transistor 430 and is in contact with thechannel formation region 433 is provided, and a protectiveinsulating layer 408 is provided thereover. - An opening (a contact hole) is formed to reach the
source electrode layer 435 a, in theoxide insulating layer 407 and the protective insulatinglayer 408. Wiring layers 437 and 438 are formed in the opening. In the intersection, agate wiring layer 421 and source wiring layers 422 and 423 are stacked with thegate insulating layer 402, theoxide insulating layer 407, and the protective insulatinglayer 408 interposed therebetween. As the opening reaching thesource electrode layer 435 a and the wiring layers 437 and 438 formed in the opening shown inFIG. 7 , the opening and the wiring layer may be provided in a region which does not overlap theoxide semiconductor layer 432. - In this manner, the gate electrode layer (gate wiring layer) intersects with the wiring layer which is electrically connected to the source electrode layer or the drain electrode layer, with the insulating layer which covers the oxide semiconductor layer of the thin film transistor and the gate insulating layer interposed therebetween. Except that the gate electrode layer of the thin film transistor partly overlaps the source and drain electrode layers over the oxide semiconductor layer, a stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer is not formed.
- Accordingly, the parasitic capacitance formed by the stacked-layer structure of the gate electrode layer, the gate insulating layer, and the source or drain electrode layer can be reduced, so that low power consumption of the semiconductor device can be realized.
- A
planarization insulating layer 409 is provided over thewiring layer 438, thesource wiring layer 423, and the protective insulatinglayer 408, and apixel electrode layer 427 is provided over theplanarization insulating layer 409. Thepixel electrode layer 427 is in contact with thewiring layer 438 through the opening formed in theplanarization insulating layer 409, and thethin film transistor 430 is electrically connected to thepixel electrode layer 427 through the wiring layers 437 and 438. - The
source electrode layer 435 a and thedrain electrode layer 435 b each can be formed as a light-transmitting conductive film by using a thin metal conductive film. - Further, in
FIG. 7 , thegate electrode layer 431 in thethin film transistor 430 is also formed using a light-transmitting conductive film. - As a material of the
gate electrode layer 431, a conductive material that transmits visible light can be used. For example, any of the following metal oxides can be used: an In—Sn—O-based metal oxide; an In—Sn—Zn—O-based metal oxide; an In—Al—Zn—O-based metal oxide; a Sn—Ga—Zn—O-based metal oxide; an Al—Ga—Zn—O-based metal oxide; a Sn—Al—Zn—O-based metal oxide; an In—Zn—O-based metal oxide; a Sn—Zn—O-based metal oxide; an Al—Zn—O-based metal oxide; an In—O-based metal oxide; a Sn—O-based metal oxide; and a Zn—O-based metal oxide. The thickness thereof is set in the range of greater than or equal to 50 nm and less than or equal to 300 nm as appropriate. As a deposition method of the metal oxide used for thegate electrode layer 431, a sputtering method, a vacuum evaporation method (an electron beam evaporation method or the like), an arc discharge ion plating method, or a spray method is used. When a sputtering method is employed, it is preferable that deposition be performed using a target containing SiO2 at 2 wt % to 10 wt % both inclusive and SiOx (x>0) which inhibits crystallization be contained in the light-transmitting conductive film so as to prevent crystallization at the time of heat treatment for dehydration or dehydrogenation in a later step. - In this manner, the
thin film transistor 430 can be formed as a light-transmitting thin film transistor. - In a pixel provided with the
thin film transistor 430, thepixel electrode layer 427, another electrode layer (such as a capacitor electrode layer), or a wiring layer (such as a capacitor wiring layer) is formed using a conductive film that transmits visible light, so that a display device having a high aperture ratio is realized. Needless to say, it is preferable to use films that transmit visible light to form thegate insulating layer 402, theoxide insulating layer 407, and the protective insulatinglayer 408. - In this specification, a film that transmits visible light means a film having a thickness at which the transmittance of visible light is 75% to 100%. In the case where the film has conductivity, the film is also referred to as a transparent conductive film. Further, a conductive film that is semi-transparent to visible light may be used as a metal oxide applied to the gate electrode layer, the source electrode layer, the drain electrode layer, the pixel electrode layer, or another electrode layer or another wiring layer. Semi-transparency to visible light means that the transmittance of visible light is 50% to 75%.
- Since the
thin film transistor 430 has light-transmitting properties, the aperture ratio can be improved. Particularly for small liquid crystal display panels of 10 inches or smaller, a high aperture ratio can be achieved even when the size of a pixel is decreased in order to realize higher definition of display images by increasing the number of gate wirings, for example. Further, by using a light-transmitting film for a component in thethin film transistor 430, a high aperture ratio can be achieved even when one pixel is divided into a plurality of sub-pixels in order to realize a wide viewing angle. That is, a high aperture ratio can be maintained even when a group of high-density thin film transistors is arranged, and the display region can have a sufficient area. For example, in the case where one pixel includes two to four sub-pixels, the aperture ratio can be improved because the thin film transistor has light-transmitting properties. Further, a storage capacitor may be formed using the same material by the same step as the component in the thin film transistor so that the storage capacitor can have light-transmitting properties, by which the aperture ratio can be further improved. - This embodiment can be implemented combining with another embodiment as appropriate.
- In Embodiment 5, an example which is different from
Embodiment 1 in the manufacturing process of a thin film transistor will be described with reference toFIG. 8 .FIG. 8 is the same as FIGS. 1A1, 1A2, andFIG. 1B andFIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted. - In accordance with
Embodiment 1, agate wiring layer 421 and agate electrode layer 471 are formed over asubstrate 400, and agate insulating layer 402 is stacked thereover. - Next, an oxide semiconductor film is formed, and is processed into an island-shaped oxide semiconductor layer by a photolithography step.
- Next, the oxide semiconductor layer is subjected to dehydration or dehydrogenation. The temperature of the first heat treatment for dehydration or dehydrogenation is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 425° C. Note that in the case where the temperature is 425° C. or higher, the heat treatment time may be one hour or less, whereas in the case where the temperature is lower than 425° C., the heat treatment time is longer than one hour. In this embodiment, the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere, and then water and hydrogen are prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air. In this manner, an oxide semiconductor layer is obtained. After that, a high-purity oxygen gas, a high-purity N2O gas, or an ultra-dry air (with a dew point of −40° C. or less, preferably −60° C. or less) is introduced into the same furnace and cooling is performed. It is preferable that water, hydrogen, and the like be included as less as possible in the oxygen gas or the N2O gas. Alternatively, it is preferable that the oxygen gas or the N2O gas introduced into the heat treatment apparatus have a purity of 6N (99.9999%) or more, more preferably 7N (99.99999%) or more (that is, the impurity concentration in the oxygen gas or the N2O gas be set to 1 ppm or less, more preferably 0.1 ppm or less).
- The heat treatment apparatus is not limited to the electric furnace, an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used, for example. An LRTA apparatus is an apparatus for heating an object by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp. The LRTA apparatus may be provided with a device that heats an object to be processed by heat conduction or heat radiation from not only a lamp but also a heater such as a resistance heater. A GRTA is a method for performing heat treatment using a high-temperature gas. As the gas, an inert gas which does not react with an object to be processed by heat treatment, such as nitrogen or a rare gas such as argon is used. Heat treatment may be performed at 600° C. to 750° C. for several minutes using an RTA method.
- After the first heat treatment for dehydration or dehydrogenation, heat treatment may be performed at a temperature higher than or equal to 200° C. and lower than or equal to 400° C., preferably at a temperature higher than or equal to 200° C. and lower than or equal to 300° C., in an oxygen gas atmosphere or a N2O gas atmosphere.
- The first heat treatment of the oxide semiconductor layer can be performed on the oxide semiconductor film before it is processed into the island-shaped oxide semiconductor layer. In that case, after the first heat treatment, the substrate is taken out of the heat apparatus and a photolithography step is performed thereon.
- Through the above process, the whole oxide semiconductor film is made into an oxygen-excess state to have higher resistance, that is, become an I-type oxide semiconductor film. Accordingly, an
oxide semiconductor layer 472 whose entire region has I-type conductivity is formed. - Next, a resist mask is formed by a photolithography step over the
oxide semiconductor layer 472, and is selectively etched to form a source electrode layer 475 a and adrain electrode layer 475 b, and then, anoxide insulating layer 407 is formed by a sputtering method. - Next, in order to reduce variation in electric characteristics of the thin film transistor, heat treatment may be performed in an inert gas atmosphere or a nitrogen gas atmosphere (preferably at a temperature higher than or equal to 150° C. and lower than 350° C.). For example, heat treatment is performed in a nitrogen atmosphere at 250° C. for one hour.
- Further, heat treatment may be performed at a temperature higher than or equal to 100° C. and lower than or equal to 200° C. for a period longer than or equal to one hour and shorter than or equal to 30 hours in air. In this embodiment, the heat treatment is performed at 150° C. for 10 hours.
- This heat treatment may be performed at a fixed heating temperature; alternatively, the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to a temperature higher than or equal to 100° C. and lower than or equal to 200° C. and then decreased to room temperature. This heat treatment may be performed before the formation of the oxide insulating film under a reduced pressure. The reduced pressure enables the heat treatment time to be short. With this heat treatment, hydrogen is introduced from the oxide semiconductor layer to the oxide insulating layer; thus, a normally-off thin film transistor can be obtained. Therefore, reliability of the semiconductor device can be improved.
- Next, a protective
insulating layer 408 is formed over theoxide insulating layer 407. - Next, a photolithography step is performed to form a resist mask, and etching is selectively performed to remove parts of the
oxide insulating layer 407 and the protective insulatinglayer 408, so that openings reaching the source electrode layer 475 a and thedrain electrode layer 475 b are formed. - A stacked-layer conductive layer is formed in the openings so as to be in contact with the source electrode layer 475 a and the
drain electrode layer 475 b by a sputtering method or a vacuum evaporation method, and a resist mask is formed by a photolithography step. The stacked-layer conductive layer is selectively etched to form wiring layers 477 a, 477 b, 478 a, and 478 b, and source wiring layers 422 and 423 in the intersection (seeFIG. 8 ). - In this manner, a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- This embodiment can be implemented combining with another embodiment as appropriate.
- In Embodiment 6, an example in which oxide conductive layers serving as a source and drain regions are provided between an oxide semiconductor layer and a source and drain electrode layers in
Embodiment 1 will be described with reference toFIG. 9 . Therefore, the same asEmbodiment 1 can be applied, and the description of the same portions asEmbodiment 1 and portions and steps having similar functions toEmbodiment 1 are omitted.FIG. 9 is the same as FIGS. 1A1, 1A2, andFIG. 1B andFIGS. 2A to 2F except that there is a difference in part of the process; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted. - A
thin film transistor 469 shown inFIG. 9 is a channel-etched thin film transistor, and includes agate electrode layer 411, agate insulating layer 402, anoxide semiconductor layer 412 including at least achannel formation region 413, a high-resistance source region 414 a, and a high-resistance drain region 414 b, oxideconductive layers source electrode layer 415 a, and adrain electrode layer 415 b over asubstrate 400 having an insulating surface. Further, anoxide insulating layer 407 which covers thethin film transistor 469 and is in contact with thechannel formation region 413 is provided, and a protectiveinsulating layer 408 is provided thereover. - In accordance with
Embodiment 1, agate wiring layer 421 and thegate electrode layer 411 are formed over thesubstrate 400, and thegate insulating layer 402 is stacked thereover. An oxide semiconductor film is formed over thegate insulating layer 402 to form an oxide semiconductor layer which is dehydrated or dehydrogenated. - The oxide
conductive layers conductive layers conductive layers - As the formation method of the oxide
conductive layers conductive layers conductive layers - In this embodiment, the oxide
conductive layers source electrode layer 415 a and thedrain electrode layer 415 b as masks. The oxideconductive layers - Etching treatment for dividing the oxide conductive layer to form a channel formation region is performed by utilizing the difference in etching rates between the oxide semiconductor layer and the oxide conductive layer.
- The oxide conductive layer over the oxide semiconductor layer is selectively etched utilizing a higher etching rate of the oxide conductive layer as compared with the oxide semiconductor layer.
- Therefore, it is preferable that a resist mask used for forming the
source electrode layer 415 a and thedrain electrode layer 415 b be removed by an ashing step. In the case of etching with a stripping solution, etching conditions (such as the kind of the etchant, the concentration, and the etching time) are adjusted as appropriate so that the oxide conductive layers and the oxide semiconductor layer are not etched off too much. - The oxide
conductive layer 416 b which is provided between theoxide semiconductor layer 412 and thedrain electrode layer 415 b which is formed using a metal material also functions as a low-resistance drain (LRD, also referred to as an LRN (low-resistance n-type conductivity)) region. Similarly, the oxideconductive layer 416 a which is provided between theoxide semiconductor layer 412 and thesource electrode layer 415 a which is formed using a metal material also functions as a low-resistance source (LRS, also referred to as an LRN (low-resistance n-type conductivity)) region. With the structure of the oxide semiconductor layer, the low-resistance drain region, and the drain electrode layer formed using a metal material, withstand voltage of the transistor can be further increased. Specifically, the carrier concentration of the low-resistance drain region is higher than that of the high-resistance drain region (HRD region), and is preferably in the range of 1×1020/cm3 to 1×1021/cm3 both inclusive. - When the oxide conductive layers are provided as the source region and the drain region between the oxide semiconductor layer and the source and drain electrode layers, the resistance of the source region and the drain region can be decreased and high-speed operation of the transistor can be realized. It is effective to use the oxide conductive layers as the source and drain regions in order to improve the frequency characteristics of a peripheral circuit (driver circuit). This is because the contact between a metal electrode (e.g., Ti) and an oxide conductive layer can reduce the contact resistance as compared with the contact between a metal electrode (e.g., Ti) and an oxide semiconductor layer.
- Further, there has been a problem in that molybdenum (Mo) which is used as a part of a wiring material (e.g., Mo/Al/Mo) in a semiconductor device has high contact resistance with an oxide semiconductor layer. This is because Mo is less likely to be oxidized and has a weaker effect of extracting oxygen from the oxide semiconductor layer as compared with Ti, and a contact interface between Mo and the oxide semiconductor layer is not changed to have n-type conductivity. However, even in such a case, the contact resistance can be reduced by interposing an oxide conductive layer between the oxide semiconductor layer and the source and drain electrode layers; accordingly, the frequency characteristics of a peripheral circuit (driver circuit) can be improved.
- The channel length of the thin film transistor is determined at the time of etching of the oxide conductive layer; accordingly, the channel length can be further shortened. For example, the channel length (L) can be set as small as 0.1 μm to 2 μm both inclusive; in this manner, operation speed can be increased.
- This embodiment can be implemented combining with any another embodiment as appropriate.
- In this manner, a semiconductor device with less parasitic capacitance and low power consumption can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- A semiconductor device with high reliability can be provided as a semiconductor device including a thin film transistor using an oxide semiconductor layer.
- In
Embodiment 7,FIG. 10 illustrates an example in which an oxide semiconductor layer is surrounded by a nitride insulating film when seen in a cross section thereof.FIG. 10 is the same as FIGS. 1A1, 1A2, and FIG. 1B except that there is differences in the top surface shape and the position of the end portion of an oxide insulating layer and in the structure of a gate insulating layer; therefore, the same portions are denoted by the same reference numerals, and detailed description of the same portions is omitted. - A
thin film transistor 410 shown inFIG. 10 is a channel-etched thin film transistor, and includes agate electrode layer 411, a firstgate insulating layer 492 a which is formed using a nitride insulating film, a secondgate insulating layer 492 b which is formed using an oxide insulating film, anoxide semiconductor layer 412 including at least achannel formation region 413, a high-resistance source region 414 a, and a high-resistance drain region 414 b, asource electrode layer 415 a, and adrain electrode layer 415 b over asubstrate 400 having an insulating surface. Further, anoxide insulating layer 497 b which covers thethin film transistor 410 and is in contact with the channel formation region of theoxide semiconductor layer 412 is provided. A protective insulatinglayer 498 is provided over theoxide insulating layer 497 b. - Openings (Contact holes) are formed to reach the
source electrode layer 415 a and thedrain electrode layer 415 b, in theoxide insulating layer 487 b and the protective insulatinglayer 498. Wiring layers 417 a and 418 a are formed in one of the openings andwiring layers gate wiring layer 421 and source wiring layers 422 and 423 are stacked with thegate insulating layer 402, theoxide insulating layer 497 a, and the protective insulatinglayer 498 interposed therebetween. - In the
thin film transistor 410 in this embodiment, the gate insulating layer has a stacked-layer structure in which the nitride insulating film and the oxide insulating film are stacked on the gate electrode layer side. At the time of forming the openings in the oxide insulating layer, the oxide insulating film of the second gate insulating layer is also selectively removed to expose part of the nitride insulating film. - It is preferable that as seen from above, at least the
oxide semiconductor layer 412 is inside of theoxide insulating layer 497 b and the secondgate insulating layer 492 b, and theoxide insulating layer 497 b and the secondgate insulating layer 492 b cover the thin film transistor. - Further, the protective insulating
layer 498 formed using the nitride insulating film is formed so as to cover the top surface and side surface of theoxide insulating layer 497 b and be in contact with the nitride insulating film of the firstgate insulating layer 492 a. - As each of the protective insulating
layer 498 and the firstgate insulating layer 492 a which are each formed using a nitride insulating film, an inorganic insulating film which contains impurities such as moisture, a hydrogen ion, and OH− as less as possible and blocks entry of the impurities from the outside is used: for example, a silicon nitride film, a silicon oxynitride film, an aluminum nitride film, or an aluminum oxynitride film obtained by a sputtering method or a plasma CVD method is used. - In this embodiment, as the protective insulating
layer 498 formed using the nitride insulating film, a silicon nitride film with a thickness of 100 nm is provided by an RF sputtering method so as to cover the top surface and side surface of theoxide semiconductor layer 412. In addition, the protective insulatinglayer 498 is in contact with the firstgate insulating layer 492 a formed using the nitride insulating film. - With the structure illustrated in
FIG. 10 , entry of moisture from the outside can be prevented in a manufacturing process after the formation of the protective insulatinglayer 498 formed using the nitride insulating film. Further, even after a device is completed as a semiconductor device such as a liquid crystal display device, entry of moisture from the outside can be prevented in the long term; therefore, the long-term reliability of the device can be improved. - In this embodiment, one thin film transistor is surrounded by the nitride insulating film; however, the present invention is not particularly limited: a plurality of thin film transistors may be surrounded by a nitride insulating film, or a plurality of thin film transistors in a pixel portion may be collectively surrounded by a nitride insulating film. A region where the protective insulating
layer 498 and the firstgate insulating layer 492 a are in contact with each other is formed so as to surround at least a pixel portion of an active matrix substrate. - This embodiment can be implemented combining with another embodiment as appropriate.
- In
Embodiment 8, an example of manufacturing an active matrix light-emitting display device using a thin film transistor and a light-emitting element using electroluminescence, according to any ofEmbodiments 1 to 7 will be described. - Light-emitting elements using electroluminescence are classified according to whether a light-emitting material is an organic compound or an inorganic compound. In general, the former is referred to as an organic EL element, and the latter is referred to as an inorganic EL element.
- In an organic EL element, by application of voltage to the light-emitting element, electrons and holes are separately injected from a pair of electrodes into a layer containing a light-emitting organic compound, and current flows. The carriers (electrons and holes) are recombined, and thus, the light-emitting organic compound is excited. The light-emitting organic compound returns to the ground state from the excited state, thereby emitting light. Owing to such a mechanism, this light-emitting element is called a current-excitation light-emitting element.
- The inorganic EL elements are classified according to their element structures into a dispersion-type inorganic EL element and a thin-film inorganic EL element. A dispersion-type inorganic EL element has a light-emitting layer where particles of a light-emitting material are dispersed in a binder, and its light emission mechanism is donor-acceptor recombination type light emission that utilizes a donor level and an acceptor level. A thin-film inorganic EL element has a structure where a light-emitting layer is sandwiched between dielectric layers, which are further sandwiched between electrodes, and its light emission mechanism is localized type light emission that utilizes inner-shell electron transition of metal ions. In this embodiment, an organic EL element is used as a light-emitting element for description.
-
FIG. 11 illustrates an example of a pixel configuration to which digital time grayscale driving can be applied, as an example of a semiconductor device. - A configuration and operation of the pixel to which digital time grayscale driving can be applied are described. In this embodiment, one pixel includes two n-channel transistors each of which includes a channel formation region using an oxide semiconductor layer.
- A
pixel 6400 includes aswitching transistor 6401, a drivingtransistor 6402, a light-emittingelement 6404, and acapacitor 6403. A gate of theswitching transistor 6401 is connected to ascan line 6406, a first electrode (one of a source electrode and a drain electrode) of theswitching transistor 6401 is connected to asignal line 6405, and a second electrode (the other of the source electrode and the drain electrode) of theswitching transistor 6401 is connected to a gate of the drivingtransistor 6402. The gate of the drivingtransistor 6402 is connected to apower supply line 6407 via thecapacitor 6403, a first electrode of the drivingtransistor 6402 is connected to thepower supply line 6407, and a second electrode of the drivingtransistor 6402 is connected to a first electrode (pixel electrode) of the light-emittingelement 6404. A second electrode of the light-emittingelement 6404 corresponds to acommon electrode 6408. Thecommon electrode 6408 is electrically connected to a common potential line provided over the same substrate. - The second electrode (common electrode 6408) of the light-emitting
element 6404 is set to a low power supply potential. Note that the low power supply potential is a potential satisfying the low power supply potential<a high power supply potential with reference to the high power supply potential that is set to thepower supply line 6407. As the low power supply potential, GND, 0 V, or the like may be employed, for example. A potential difference between the high power supply potential and the low power supply potential is applied to the light-emittingelement 6404 and current is supplied to the light-emittingelement 6404, so that the light-emittingelement 6404 emits light. In view of the above, each potential is set so that the potential difference between the high power supply potential and the low power supply potential is a forward threshold voltage or higher of the light-emittingelement 6404. - The
capacitor 6403 can be omitted by alternatively using the gate capacitance of the drivingtransistor 6402. The gate capacitance of the drivingtransistor 6402 may be formed between the channel region and the gate electrode. - In the case of a voltage-input voltage driving method, a video signal is input to the gate of the driving
transistor 6402 so that the drivingtransistor 6402 is in either of two states of being sufficiently turned on or turned off. That is, the drivingtransistor 6402 operates in a linear region. Since the drivingtransistor 6402 operates in the linear region, a voltage higher than the voltage of thepower supply line 6407 is applied to the gate of the drivingtransistor 6402. A voltage higher than or equal to (voltage of the power supply line+Vth of the driving transistor 6402) is applied to thesignal line 6405. - In the case of performing analog grayscale driving instead of digital time grayscale driving, the same pixel configuration as
FIG. 11 can be used by changing an input signal. - In the case of performing analog grayscale driving, a voltage higher than or equal to (forward voltage of the light-emitting
element 6404+Vth of the driving transistor 6402) is applied to the gate of the drivingtransistor 6402. The forward voltage of the light-emittingelement 6404 refers to a voltage at which a desired luminance is obtained, and includes at least a forward threshold voltage. A video signal by which thedriving transistor 6402 operates in a saturation region is input, so that current can be supplied to the light-emittingelement 6404. In order for the drivingtransistor 6402 to operate in the saturation region, the potential of thepower supply line 6407 is set higher than the gate potential of the drivingtransistor 6402. When an analog video signal is used, it is possible to supply current to the light-emittingelement 6404 in accordance with the video signal and perform analog grayscale driving. - The pixel configuration illustrated in
FIG. 11 is not limited thereto. For example, a switch, a resistor, a capacitor, a transistor, a logic circuit, or the like may be added to the pixel illustrated inFIG. 11 . - Next, structures of the light-emitting element are described with reference to
FIGS. 12A to 12C . In this embodiment, a cross-sectional structure of a pixel will be described by taking an n-channel driving TFT as an example. DrivingTFTs FIGS. 12A, 12B, and 12C can be manufactured in a manner similar to that of the thin film transistor described inEmbodiment 4 and are light-transmitting thin film transistors each including an oxide semiconductor layer. - In order to extract light emitted from the light-emitting element, at least one of an anode and a cathode transmits light. A thin film transistor and the light-emitting element are formed over a substrate. As structures of the light-emitting element, there are the following: a top emission structure in which light emission is extracted through the surface opposite to the substrate; a bottom emission structure in which light emission is extracted through the surface on the substrate side; and a dual emission structure in which light emission is extracted through the surface opposite to the substrate and the surface on the substrate side. The pixel configuration shown in
FIG. 11 can be applied to a light-emitting element having any of these emission structures. - A light-emitting element having a bottom emission structure will be described with reference to
FIG. 12A . -
FIG. 12A is a cross-sectional view of a pixel in the case where the drivingTFT 7011 is an n-channel TFT and light is emitted from a light-emitting element 7012 to afirst electrode 7013 side. InFIG. 12A ,wiring layers TFT 7011 are formed, and aplanarization insulating layer 7036 is formed thereover. Thewiring layer 7018 b is in contact with a light-transmittingconductive film 7017 in an opening formed in theplanarization insulating layer 7036 and electrically connects the drivingTFT 7011 and the light-transmittingconductive film 7017. Afirst electrode 7013 of a light-emitting element 7012 is formed over the light-transmittingconductive film 7017, and anEL layer 7014 and a second electrode 7015 are stacked over thefirst electrode 7013 in this order. - As the light-transmitting
conductive film 7017, a light-transmitting conductive film such as a film of indium oxide including tungsten oxide, indium zinc oxide including tungsten oxide, indium oxide including titanium oxide, indium tin oxide including titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added can be used. - The
first electrode 7013 of the light-emitting element can be formed using a variety of materials. For example, in the case where thefirst electrode 7013 is used as a cathode, it is preferable to use a material having a low work function, such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er. InFIG. 12A , the thickness of thefirst electrode 7013 is a thickness that can transmit light (preferably, about 5 nm to 30 nm). For example, a 20-nm-thick aluminum film is used as thefirst electrode 7013. - Note that the light-transmitting conductive film and the aluminum film may be stacked and then selectively etched, so that the light-transmitting
conductive film 7017 and thefirst electrode 7013 may be formed. In that case, etching can be performed with the use of the same mask, which is preferable. - The periphery of the
first electrode 7013 is covered with apartition wall 7019. Thepartition wall 7019 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that thepartition wall 7019 be formed using a photosensitive resin material to have an opening over thefirst electrode 7013 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as thepartition wall 7019, a step of forming a resist mask can be omitted. - The
EL layer 7014 formed over thefirst electrode 7013 and thepartition wall 7019 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked. When theEL layer 7014 is formed as a plurality of layers, theEL layer 7014 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over thefirst electrode 7013 which serves as a cathode. Not all of these layers need to be provided. - The stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the
first electrode 7013 which serves as an anode. However, considering power consumption, it is preferable that thefirst electrode 7013 serve as a cathode and an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer be stacked in this order over thefirst electrode 7013 because a voltage increase in a driver circuit portion can be suppressed and power consumption can be reduced. - As the second electrode 7015 formed over the
EL layer 7014, various materials can be used. For example, in the case where the second electrode 7015 is used as an anode, it is preferable to use a material having a high work function, such as ZrN, Ti, W, Ni, Pt, Cr, or a light-transmitting conductive material of ITO, IZO, or ZnO. Further, a shielding film 7016, for example, a metal which shields light, a metal which reflects light, or the like is provided over the second electrode 7015. In this embodiment, an ITO film is used as the second electrode 7015, and a Ti film is used as the shielding film 7016. - The light-emitting element 7012 corresponds to a region where the
EL layer 7014 including the light-emitting layer is sandwiched between thefirst electrode 7013 and the second electrode 7015. In the case of the element structure illustrated inFIG. 12A , light emitted from the light-emitting element 7012 is ejected from thefirst electrode 7013 side as indicated by an arrow. - In the example shown in
FIG. 12A , a light-transmitting conductive film is used as a gate electrode layer, and light emitted from the light-emitting element 7012 passes through acolor filter layer 7033 to be ejected through the substrate. - The
color filter layer 7033 is formed by a droplet discharge method such as an inkjet method, a printing method, an etching method using a photolithography technique, or the like. - The
color filter layer 7033 is covered with anovercoat layer 7034, and also covered with a protective insulatinglayer 7035. Theovercoat layer 7034 with a thin thickness is shown inFIG. 12A ; however, theovercoat layer 7034 has a function to planarize roughness due to thecolor filter layer 7033. - A contact hole which is formed in the protective insulating
layer 7035, an insulatinglayer 7032, and an insulatinglayer 7031 and which reaches the drain electrode layer is provided so as to overlap thepartition wall 7019. - Next, a light-emitting element having a dual emission structure will be described with reference to
FIG. 12B . - In
FIG. 12B ,wiring layers 7028 a and 7028 b which are electrically connected to a drain electrode layer of a drivingTFT 7021 are formed, and aplanarization insulating layer 7046 is formed thereover. The wiring layer 7028 b is in contact with a light-transmittingconductive film 7027 in an opening formed in theplanarization insulating layer 7046 and electrically connects the drivingTFT 7021 and the light-transmittingconductive film 7027. Afirst electrode 7023 of a light-emitting element 7022 is formed over the light-transmittingconductive film 7027, and anEL layer 7024 and asecond electrode 7025 are stacked over thefirst electrode 7023 in this order. - As the light-transmitting
conductive film 7027, a light-transmitting conductive film such as a film of indium oxide including tungsten oxide, indium zinc oxide including tungsten oxide, indium oxide including titanium oxide, indium tin oxide including titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added can be used. - The
first electrode 7023 can be formed using a variety of materials. For example, in the case where thefirst electrode 7023 is used as a cathode, it is preferable to use a material having a low work function, such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er. In this embodiment, thefirst electrode 7023 serves as a cathode and the thickness of thefirst electrode 7023 is a thickness that can transmit light (preferably, about 5 nm to 30 nm). For example, a 20-nm-thick aluminum film is used as thefirst electrode 7023. - Note that the light-transmitting conductive film and the aluminum film may be stacked and then selectively etched, so that the light-transmitting
conductive film 7027 and thefirst electrode 7023 may be formed. In that case, etching can be performed with the use of the same mask, which is preferable. - The periphery of the
first electrode 7023 is covered with apartition wall 7029. Thepartition wall 7029 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that thepartition wall 7029 be formed using a photosensitive resin material to have an opening over thefirst electrode 7023 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as thepartition wall 7029, a step of forming a resist mask can be omitted. - The
EL layer 7024 formed over thefirst electrode 7023 and thepartition wall 7029 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked. When theEL layer 7024 is formed as a plurality of layers, theEL layer 7024 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over thefirst electrode 7023 which serves as a cathode. Not all of these layers need to be provided. - The stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the
first electrode 7023 which serves an anode. However, considering power consumption, it is preferable that thefirst electrode 7023 serve as a cathode and an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer be stacked in this order over thefirst electrode 7023 because of lower power consumption. - As the
second electrode 7025 formed over theEL layer 7024, various materials can be used. For example, in the case where thesecond electrode 7025 is used as an anode, it is preferable to use a material having a high work function, such as a light-transmitting conductive material of ITO, IZO, or ZnO. In this embodiment, an ITO film including silicon oxide is used as thesecond electrode 7025 which serves as an anode. - The light-emitting element 7022 corresponds to a region where the
EL layer 7024 including the light-emitting layer is sandwiched between thefirst electrode 7023 and thesecond electrode 7025. In the case of the element structure illustrated inFIG. 12B , light emitted from the light-emitting element 7022 is ejected from both thesecond electrode 7025 side and thefirst electrode 7023 side as indicated by arrows. - In the example shown in
FIG. 12B , a light-transmitting conductive film is used as a gate electrode layer and light-transmitting thin films are used as the source electrode layer and the drain electrode layer, and light emitted from the light-emitting element 7022 to thefirst electrode 7023 side can pass through acolor filter layer 7043 to be ejected though a substrate. - The
color filter layer 7043 is formed by a droplet discharge method such as an inkjet method, a printing method, an etching method using a photolithography technique, or the like. - The
color filter layer 7043 is covered with anovercoat layer 7044, and also covered with a protective insulatinglayer 7045. - A contact hole which is formed in a protective insulating
layer 7045, an insulatinglayer 7042, and an insulatinglayer 7041 and which reaches the drain electrode layer is provided so as to overlap thepartition wall 7029. - Note that in the case where the light-emitting element having a dual emission structure is used and full color display is performed on both display surfaces, light from the
second electrode 7025 side does not pass through thecolor filter layer 7043; therefore, a sealing substrate provided with another color filter layer is preferably provided over thesecond electrode 7025. - Next, a light-emitting element having a top emission structure will be described with reference to
FIG. 12C . -
FIG. 12C is a cross-sectional view of a pixel in the case where a drivingTFT 7001 is an n-channel TFT and light is emitted from a light-emittingelement 7002 to asecond electrode 7005 side. InFIG. 12C ,wiring layers TFT 7001 are formed, and aplanarization insulating layer 7056 is formed thereover. Thewiring layer 7008 b is in contact with afirst electrode 7003 of the light-emittingelement 7002 in an opening formed in theplanarization insulating layer 7056 and electrically connects the drivingTFT 7001 and thefirst electrode 7003 of the light-emittingelement 7002. AnEL layer 7004 and asecond electrode 7005 are stacked over thefirst electrode 7003 in this order. - The
first electrode 7003 can be formed using a variety of materials. For example, in the case where thefirst electrode 7003 is used as a cathode, it is preferable to use a material having a low work function, such as an alkali metal such as Li or Cs, an alkaline-earth metal such as Mg, Ca, or Sr, an alloy containing any of these (Mg:Ag, Al:Li, or the like), or a rare-earth metal such as Yb or Er. - The periphery of the
first electrode 7003 is covered with apartition wall 7009. Thepartition wall 7009 is formed using an organic resin film of polyimide, acrylic, polyamide, epoxy, or the like, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that thepartition wall 7009 be formed using a photosensitive resin material to have an opening over thefirst electrode 7003 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used as thepartition wall 7009, a step of forming a resist mask can be omitted. - The
EL layer 7004 formed over thefirst electrode 7003 and thepartition wall 7009 may include at least a light-emitting layer and be formed as either a single layer or a plurality of layers stacked. When theEL layer 7004 is formed as a plurality of layers, theEL layer 7004 may be formed by stacking an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer in this order over thefirst electrode 7003 which serves as a cathode. Not all of these layers need to be provided. - The stacking order is not limited to the above; a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer may be stacked in this order over the
first electrode 7003 in the case where thefirst electrode 7003 is used as an anode. - In
FIG. 12C , a hole-injection layer, a hole-transport layer, a light-emitting layer, an electron-transport layer, and an electron-injection layer are stacked in this order over a stacked film in which a Ti film, an aluminum film, and a Ti film are stacked in this order, and thereover, a stacked layer of a Mg:Ag alloy thin film and ITO is formed. - However, in the case where the driving
TFT 7001 is an n-channel TFT, it is preferable that an electron-injection layer, an electron-transport layer, a light-emitting layer, a hole-transport layer, and a hole-injection layer are stacked in this order over thefirst electrode 7003 because a voltage increase in a driver circuit can be suppressed and power consumption can be reduced. - The
second electrode 7005 is formed using a light-transmitting conductive material; for example, a light-transmitting conductive film of indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, indium tin oxide to which silicon oxide is added, or the like can be used. - The light-emitting
element 7002 corresponds to a region where theEL layer 7004 including the light-emitting layer is sandwiched between thefirst electrode 7003 and thesecond electrode 7005. In the case of the element structure illustrated inFIG. 12C , light emitted from the light-emittingelement 7002 is ejected from thesecond electrode 7005 side as indicated by an arrow. - In
FIG. 12C , the drain electrode layer of theTFT 7001 is electrically connected to thefirst electrode 7003 through a contact hole formed in anoxide insulating layer 7051, a protective insulatinglayer 7052, theplanarization insulating layer 7056, aplanarization insulating layer 7053, and an insulting layer 7055. Theplanarization insulating layer planarization insulating layer planarization insulating layer planarization insulating layer - The
partition wall 7009 is provided so as to insulate thefirst electrode 7003 and a first electrode of an adjacent pixel. Thepartition wall 7009 is formed using an organic resin film such as polyimide, acrylic, polyamide, or epoxy; an inorganic insulating film; or organic polysiloxane. It is particularly preferable that thepartition wall 7009 be formed using a photosensitive resin material to have an opening over thefirst electrode 7003 so that a sidewall of the opening is formed as an inclined surface with continuous curvature. In the case where a photosensitive resin material is used for thepartition wall 7009, a step of forming a resist mask can be omitted. - In the structure of
FIG. 12C , in the case where full color display is performed, for example, the light-emittingelement 7001 is used as a green light-emitting element, one of adjacent light-emitting elements is used as a red light-emitting element, and the other is used as a blue light-emitting element. Alternatively, a light-emitting display device capable of full color display may be manufactured using four kinds of light-emitting elements which include a white light-emitting element in addition to three kinds of light-emitting elements. - Further alternatively, in the structure of
FIG. 12C , all of a plurality of light-emitting elements which is arranged may be white light-emitting elements and a sealing substrate having a color filter or the like may be arranged over the light-emittingelement 7002, so that a light-emitting display device capable of full color display may be manufactured. A material which exhibits a single color such as white is formed and combined with a color filter or a color conversion layer, whereby full color display can be performed. - The step and materials for forming the
source electrode layer 415 a and thedrain electrode layer 415 b described inEmbodiment 1 can be applied to each source electrode layer and each drain electrode layer. The step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described inEmbodiment 1 can be applied to any of thewiring layers wiring layers 7028 a and 7028 b, and thewiring layers - It is preferable that the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- Needless to say, display of monochromatic light can be performed. For example, a lighting system may be formed with the use of white light emission, or an area-color light-emitting device may be formed with the use of a single color light emission.
- If necessary, an optical film such as a polarizing film including a circularly polarizing plate may be provided.
- Although organic EL elements are described as the light-emitting elements in this embodiment, an inorganic EL element can be provided as a light-emitting element as well.
- Although the example is described in which a thin film transistor (a driving TFT) which controls the driving of a light-emitting element is electrically connected to a light-emitting element, a TFT for current control may be connected between the driving TFT and the light-emitting element.
- This embodiment can be implemented combining with another embodiment as appropriate.
- In Embodiment 9, the appearance and a cross section of a light-emitting display panel (also referred to as a light-emitting panel) will be described with reference to
FIGS. 13A and 13B .FIG. 13A is a plan view of a panel in which a thin film transistor and a light-emitting element that are formed over a first substrate are sealed between the first substrate and a second substrate with a sealant.FIG. 13B is a cross-sectional view along H-I inFIG. 13A . - A
sealant 4505 is provided so as to surround apixel portion 4502, signalline driver circuits line driver circuits first substrate 4501. In addition, asecond substrate 4506 is provided over thepixel portion 4502, the signalline driver circuits line driver circuits pixel portion 4502, the signalline driver circuits line driver circuits filler 4507, by thefirst substrate 4501, thesealant 4505, and thesecond substrate 4506. It is preferable that a panel be packaged (sealed) with a protective film (such as a laminate film or an ultraviolet curable resin film) or a cover material with high air-tightness and little degasification so that the panel is not exposed to the outside air, in this manner. - The
pixel portion 4502, the signalline driver circuits line driver circuits first substrate 4501, each include a plurality of thin film transistors. Athin film transistor 4510 included in thepixel portion 4502 and athin film transistor 4509 included in the signalline driver circuit 4503 a are illustrated as an example inFIG. 13B . - The highly reliable thin film transistor including an oxide semiconductor layer which is described in any of
Embodiments 1 to 7 can be used as thethin film transistor 4510 in the pixel. Thethin film transistor 4509 in the driver circuit has the structure in which a conductive layer is provided so as to overlap a channel formation region of an oxide semiconductor layer of the thin film transistor described inEmbodiment 1. In this embodiment, thethin film transistors - A
conductive layer 4540 is provided over anoxide insulating layer 4542, so as to overlap a channel formation region of an oxide semiconductor layer in thethin film transistor 4509 in the driver circuit. Theconductive layer 4540 is provided so as to overlap the channel formation region of the oxide semiconductor layer, whereby the amount of change in threshold voltage of thethin film transistor 4509 by the BT test can be reduced. The potential of theconductive layer 4540 may be the same as or different from that of a gate electrode layer of thethin film transistor 4509, and theconductive layer 4540 can also function as a second gate electrode layer. The potential of theconductive layer 4540 may be GND or 0 V, or theconductive layer 4540 may be in a floating state. - The
oxide insulating layer 4542 which covers the oxide semiconductor layer of thethin film transistor 4510 is formed. A source electrode layer or a drain electrode layer of thethin film transistor 4510 is electrically connected to awiring layer 4550 in an opening formed in theoxide insulating layer 4542 and an insulatinglayer 4551 which are provided over the thin film transistor. Thewiring layer 4550 is formed in contact with afirst electrode 4517, and thethin film transistor 4510 is electrically connected to thefirst electrode 4517 via thewiring layer 4550. - The step and materials for forming the
source electrode layer 415 a and thedrain electrode layer 415 b described inEmbodiment 1 can be applied to the source electrode layer and the drain electrode layer. The step and any material/materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described inEmbodiment 1 can be applied to thewiring layer 4550. - It is preferable that the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- The step and material for forming the
oxide insulating layer 407 described inEmbodiment 1 can be applied to theoxide insulating layer 4542. - A color filter layer 4545 is formed over the insulating
layer 4551 so as to overlap a light-emitting region of a light-emittingelement 4511. - Further, in order to reduce the surface roughness of the color filter layer 4545, the color filter layer 4545 is covered with an overcoat layer 4543 functioning as a planarization insulating film.
- Further, an insulating
layer 4544 is formed over the overcoat layer 4543. The insulatinglayer 4544 may be formed by a similar manner to the manner for forming the protective insulatinglayer 408 described inEmbodiment 1; for example, a silicon nitride film may be formed by a sputtering method. - The
first electrode 4517 which is a pixel electrode included in the light-emittingelement 4511 is electrically connected to the source electrode layer or the drain electrode layer of thethin film transistor 4510 via thewiring layer 4550. Note that the light-emittingelement 4511 has a stacked-layer structure of thefirst electrode layer 4517, anelectroluminescent layer 4512, and asecond electrode layer 4513; however, there is no limitation on the structure. The structure of the light-emittingelement 4511 can be changed as appropriate depending on the direction in which light is extracted from the light-emittingelement 4511, or the like. - A
partition wall 4520 is formed using an organic resin film, an inorganic insulating film, or organic polysiloxane. It is particularly preferable that thepartition wall 4520 be formed using a photosensitive material to have an opening over thefirst electrode 4517 so that a sidewall of the opening is formed as a tilted surface with continuous curvature. - The
electroluminescent layer 4512 may be formed with a single layer or a plurality of layers stacked. - A protective film may be formed over the
second electrode layer 4513 and thepartition wall 4520 in order to prevent entry of oxygen, hydrogen, moisture, carbon dioxide, or the like into the light-emittingelement 4511. As the protective film, a silicon nitride film, a silicon nitride oxide film, a DLC film, or the like can be formed. - In addition, a variety of signals and potentials are supplied to the signal
line driver circuits line driver circuits pixel portion 4502 fromFPCs - A
connection terminal electrode 4515 is formed using the same conductive film as thefirst electrode 4517 included in the light-emittingelement 4511, and aterminal electrode 4516 is formed using the same conductive film as the source and drain electrode layers included in thethin film transistor 4509. - The
connection terminal electrode 4515 is electrically connected to a terminal included in theFPC 4518 a via an anisotropicconductive film 4519. - As the second substrate located in the direction in which light is extracted from the light-emitting
element 4511 needs to have a light-transmitting property. In that case, a light-transmitting material such as a glass plate, a plastic plate, a polyester film, or an acrylic film is used for thesecond substrate 4506. - As the
filler 4507, an ultraviolet curable resin or a thermosetting resin can be used, in addition to an inert gas such as nitrogen or argon. For example, PVC (polyvinyl chloride), acrylic, polyimide, an epoxy resin, a silicone resin, PVB (polyvinyl butyral), or EVA (ethylene vinyl acetate) can be used. For example, nitrogen is used as the filler. - In addition, if needed, an optical film, such as a polarizing plate, a circularly polarizing plate (including an elliptically polarizing plate), a retardation plate (a quarter-wave plate or a half-wave plate), or a color filter, may be provided as appropriate for a light-emitting surface of the light-emitting element. Further, the polarizing plate or the circularly polarizing plate may be provided with an anti-reflection film. For example, anti-glare treatment by which reflected light can be diffused by roughness on the surface so as to reduce the glare can be performed.
- The signal
line driver circuits line driver circuits FIGS. 13A and 13B . - Through the above process, a highly reliable light-emitting display device (display panel) as a semiconductor device can be manufactured.
- This embodiment can be implemented combining with another embodiment as appropriate.
- The appearance and a cross section of a liquid crystal display panel, which is an embodiment of a semiconductor device, will be described with reference to
FIGS. 14A to 14C .FIGS. 14A and 14B are each a plan view of a panel in whichthin film transistors liquid crystal element 4013 are sealed between afirst substrate 4001 and asecond substrate 4006 with asealant 4005.FIG. 14B is a cross-sectional view taken along line M-N ofFIG. 14A or 14C . - The
sealant 4005 is provided so as to surround apixel portion 4002 and a scanline driver circuit 4004 which are provided over thefirst substrate 4001. Thesecond substrate 4006 is provided over thepixel portion 4002 and the scanline driver circuit 4004. Therefore, thepixel portion 4002 and the scanline driver circuit 4004 are sealed together with aliquid crystal layer 4008, by thefirst substrate 4001, thesealant 4005, and thesecond substrate 4006. A signalline driver circuit 4003 that is formed using a single crystal semiconductor film or a polycrystalline semiconductor film over a substrate separately prepared is mounted in a region that is different from the region surrounded by thesealant 4005 over thefirst substrate 4001. - The connection method of a driver circuit which is separately formed is not particularly limited; a COG method, a wire bonding method, a TAB method, or the like can be used.
FIG. 14A illustrates an example of mounting the signalline driver circuit 4003 by a COG method, andFIG. 14C illustrates an example of mounting the signalline driver circuit 4003 by a TAB method. - The
pixel portion 4002 and the scanline driver circuit 4004 provided over thefirst substrate 4001 each include a plurality of thin film transistors.FIG. 14B illustrates, as an example, thethin film transistor 4010 included in thepixel portion 4002 and thethin film transistor 4011 included in the scanline driver circuit 4004. Insulatinglayers thin film transistors - As the
thin film transistor 4011 in the driver circuit and thethin film transistor 4010 in the pixel, the highly reliable thin film transistors each including an oxide semiconductor layer described in any ofEmbodiments 1 to 7 can be employed. In this embodiment, thethin film transistors - A
conductive layer 4040 is provided over the insulatinglayer 4021, so as to overlap a channel formation region of the oxide semiconductor layer in thethin film transistor 4011 in the driver circuit. Theconductive layer 4040 is provided so as to overlap the channel formation region of the oxide semiconductor layer, whereby the amount of change in threshold voltage of thethin film transistor 4011 by the BT test can be reduced. The potential of theconductive layer 4040 may be the same as or different from that of a gate electrode layer of thethin film transistor 4011, and theconductive layer 4040 can also function as a second gate electrode layer. The potential of theconductive layer 4040 may be GND or 0 V, or theconductive layer 4040 may be in a floating state. - In addition, a
pixel electrode 4030 of aliquid crystal element 4013 is electrically connected to a source electrode layer or a drain electrode layer of thethin film transistor 4010 via awiring layer 4050. Acounter electrode layer 4031 of theliquid crystal element 4013 is provided for thesecond substrate 4006. A portion where thepixel electrode layer 4030, thecounter electrode layer 4031, and theliquid crystal layer 4008 overlap one another corresponds to theliquid crystal element 4013. Note that thepixel electrode layer 4030 and thecounter electrode layer 4031 are provided with an insulatinglayer 4032 and an insulatinglayer 4033 respectively which each function as an alignment film, and theliquid crystal layer 4008 is sandwiched between thepixel electrode layer 4030 and thecounter electrode layer 4031 with insulatinglayers - A light-transmitting substrate can be used as the
first substrate 4001 and thesecond substrate 4006; glass, ceramics, or plastics can be used. As plastics, a fiberglass-reinforced plastics (FRP) plate, a polyvinyl fluoride (PVF) film, a polyester film, or an acrylic resin film can be used. -
Reference numeral 4035 denotes a columnar spacer obtained by selectively etching an insulating film and is provided to control the distance between thepixel electrode layer 4030 and the counter electrode layer 4031 (the cell gap). Alternatively, a spherical spacer may be used. In addition, thecounter electrode layer 4031 is electrically connected to a common potential line formed over the same substrate as thethin film transistor 4010. With use of the common connection portion, thecounter electrode layer 4031 and the common potential line can be electrically connected to each other by conductive particles arranged between a pair of substrates. The conductive particles are included in thesealant 4005. - Alternatively, liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used. A blue phase is one of liquid crystal phases, which is generated just before a cholesteric phase changes into an isotropic phase while the temperature of cholesteric liquid crystal is increased. Since the blue phase is generated within an only narrow range of temperature, liquid crystal composition containing a chiral agent at 5 wt % or more so as to improve the temperature range is used for the
liquid crystal layer 4008. The liquid crystal composition which includes a liquid crystal exhibiting a blue phase and a chiral agent has a short response time of 1 msec or less, and has optical isotropy, which makes the alignment process unneeded, and has a small viewing angle dependence. - The present invention can also be applied to a transflective liquid crystal display device as well as a transmissive liquid crystal display device.
- An example of the liquid crystal display device is described in which a polarizing plate is provided on the outer surface of the substrate (on the viewer side) and a coloring layer and an electrode layer used for a display element are provided on the inner surface of the substrate; however, the polarizing plate may be provided on the inner surface of the substrate. The stacked structure of the polarizing plate and the coloring layer is not limited to this embodiment and may be set as appropriate depending on materials of the polarizing plate and the coloring layer or conditions of the manufacturing process. Further, a light-blocking film serving as a black matrix may be provided except in the display portion.
- An insulating
layer 4041 is formed so as to be in contact with each oxide semiconductor layer of thethin film transistors oxide insulating layer 407 described inEmbodiment 1 can be applied to the insulatinglayer 4041. In this embodiment, a silicon oxide film is formed as the insulatinglayer 4041 by a sputtering method with the use ofEmbodiment 1. A protective insulatinglayer 4042 is formed on and in contact with the insulatinglayer 4041. The protectiveinsulating layer 4042 can be formed in a similar manner to the manner for forming the protective insulatinglayer 408 described inEmbodiment 1; for example, a silicon nitride film can be used. In addition, in order to reduce the surface roughness of the thin film transistors, the protective insulatinglayer 4042 is covered with an insulatinglayer 4021 functioning as a planarization insulating film. - The insulating
layer 4021 is formed as the planarization insulating film. As the insulatinglayer 4021, an organic material having heat resistance such as polyimide, acrylic, benzocyclobutene, polyamide, or epoxy can be used. Other than such organic materials, it is also possible to use a low-dielectric constant material (a low-k material), a siloxane-based resin, PSG (phosphosilicate glass), BPSG (borophosphosilicate glass), or the like. The insulatinglayer 4021 may be formed by stacking a plurality of insulating films formed using these materials. - There is no particular limitation on the method for forming the insulating
layer 4021, and the insulatinglayer 4021 can be formed, depending on a material thereof, by a sputtering method, a spin coating method, a dipping method, a spray coating method, a droplet discharging method (e.g., an ink jet method, a screen printing method, or an offset printing method), a roll coating method, a curtain coating method, a knife coating method, or the like. The baking step of the insulatinglayer 4021 also serves as annealing of the semiconductor layer, whereby a semiconductor device can be manufactured efficiently. - The
pixel electrode layer 4030 and thecounter electrode layer 4031 each can be formed using a light-transmitting conductive material such as indium oxide containing a tungsten oxide, an indium zinc oxide containing a tungsten oxide, an indium oxide containing a titanium oxide, an indium tin oxide containing a titanium oxide, an indium tin oxide (hereinafter referred to as ITO), an indium zinc oxide, an indium tin oxide to which a silicon oxide is added, or the like. - Conductive compositions including a conductive high molecule (also referred to as a conductive polymer) can be used to form the
pixel electrode layer 4030 and thecounter electrode layer 4031. It is preferable that the pixel electrode formed using the conductive composition have a sheet resistance of less than or equal to 10000 ohms per square and a transmittance of greater than or equal to 70% at a wavelength of 550 nm. Further, it is preferable that the resistivity of the conductive high molecule included in the conductive composition be less than or equal to 0.1 Ω·cm. - As the conductive high molecule, a so-called π-electron conjugated conductive high molecule can be used. For example, polyaniline or a derivative thereof, polypyrrole or a derivative thereof, polythiophene or a derivative thereof, a copolymer of two or more kinds of them, and the like can be given.
- A variety of signals and potentials are supplied to the signal
line driver circuit 4003 which is formed separately, the scanline driver circuit 4004, and thepixel portion 4002 from anFPC 4018. - A connection terminal electrode 4015 is formed using the same conductive film as the
pixel electrode layer 4030 included in theliquid crystal element 4013, and aterminal electrode 4016 is formed using the same conductive film as the source and drain electrode layers of thethin film transistors - The connection terminal electrode 4015 is electrically connected to a terminal included in the
FPC 4018 via an anisotropicconductive film 4019. -
FIGS. 14A to 14C illustrate an example in which the signalline driver circuit 4003 is formed separately and mounted on thefirst substrate 4001; however, the present invention is not limited to this structure. The scan line driver circuit may be separately formed and then mounted, or only part of the signal line driver circuit or part of the scan line driver circuit may be separately formed and then mounted. - For the liquid crystal display module, a twisted nematic (TN) mode, an In-Plane-Switching (IPS) mode, an fringe field switching (FFS) mode, a Multi-domain Vertical Alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an Axially Symmetric aligned Micro-cell (ASM) mode, an optically compensated birefringence (OCB) mode, a ferroelectric liquid crystal (FLC) mode, an antiferroelectric liquid crystal (AFLC) mode, or the like can be used.
- Further, an example of a VA liquid crystal display device is described below.
- The VA liquid crystal display device has a kind of form in which alignment of liquid crystal molecules of a liquid crystal display panel is controlled. In the VA liquid crystal display device, liquid crystal molecules are aligned in a vertical direction with respect to a panel surface when no voltage is applied. In this embodiment, in particular, a pixel is divided into some regions (subpixels), and molecules are aligned in different directions in their respective regions. This is referred to as multi-domain or multi-domain design. Hereinafter, a liquid crystal display device of multi-domain design is described.
-
FIGS. 15 and 16 each show a pixel structure of a VA liquid crystal display panel.FIG. 16 is a plan view of asubstrate 600.FIG. 15 shows a cross-sectional structure along line Y-Z inFIG. 16 . Description below is given with reference to both the drawings. - In this pixel structure, a plurality of pixel electrodes are provided in one pixel, and a TFT is connected to each pixel electrode. The plurality of TFTs is constructed so as to be driven by different gate signals. That is, signals that are applied to individual pixel electrodes in multi-domain pixels are controlled independently each other.
- A
pixel electrode layer 624 is connected to a source or drainelectrode layer 618 of aTFT 628 via awiring 662 incontact holes pixel electrode layer 626 is connected to a source or drainelectrode layer 619 of aTFT 629 via awiring 663 incontact holes layer 620 and an insulatinglayer 622 provided to cover the insulatinglayer 620. Agate wiring 602 of theTFT 628 is separated from agate wiring 603 of theTFT 629 so that different gate signals can be supplied. On the other hand, the source or drainelectrode layer 619 serving as a data line is shared by theTFTs TFTs Embodiments 1 to 7 can be used as appropriate. - The step and materials for forming the
source electrode layer 415 a and thedrain electrode layer 415 b described inEmbodiment 1 can be applied to the source or drain electrode layers 616, 618, and 619. The step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described inEmbodiment 1 can be applied to any of thewiring - It is preferable that the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- Further, a
capacitor wiring 690 is provided and agate insulating layer 606 is stacked thereover, which is used as a dielectric in a storage capacitor using the pixel electrode or a capacitor electrode which is electrically connected to the pixel electrode. - The shape of the
pixel electrode layer 624 is different from that of thepixel electrode layer 626, and the pixel electrode layers are separated byslits 625. Thepixel electrode layer 626 is formed so as to surround thepixel electrode layer 624 which has a V shape. Timing of voltage application to the pixel electrode layers 624 and 626 are made to be different by theTFTs FIG. 18 shows an equivalent circuit of this pixel configuration. TheTFT 628 is connected to thegate wiring 602, and theTFT 629 is connected to thegate wiring 603. By supplying different gate signals to thegate wirings TFTs - The
counter substrate 601 is provided with a light-blockingfilm 632, asecond coloring film 636, and acounter electrode layer 640. Aplanarization film 637 which is also called an overcoat film is formed between thesecond color film 636 and thecounter electrode 640 to prevent alignment disorder of liquid crystals.FIG. 17 shows a structure on the counter substrate side. Thecounter electrode layer 640 is an electrode shared by plural pixels and provided withslits 641. Theslit 641 and theslit 625 on the side of the pixel electrode layers 624 and 626 are alternately arranged in an engaging manner; thus, an oblique electric field is effectively generated, and the alignment of liquid crystals can be controlled. Accordingly, the orientation of the liquid crystals can be varied depending on the position, so that the viewing angle is widened. - Further, the
pixel electrode layer 624, aliquid crystal layer 650, and thecounter electrode layer 640 overlap each other, so that a first liquid crystal element is formed. Moreover, thepixel electrode layer 626, theliquid crystal layer 650, and thecounter electrode layer 640 overlap each other to form a second liquid crystal element. Furthermore, the multi-domain structure is employed in which the first liquid crystal element and the second liquid crystal element are provided for one pixel. - This embodiment can be implemented combining with another embodiment as appropriate.
- In Embodiment 11, an example of an electronic paper will be described as a semiconductor device of an embodiment of the present invention.
-
FIG. 19 illustrates an active matrix electronic paper as an example of a semiconductor device to which an embodiment of the present invention is applied. As athin film transistor 581 used in the semiconductor device, the thin film transistor which is described in any one ofEmbodiments 1 to 7 can be used as appropriate. - The electronic paper in
FIG. 19 is an example of a display device using a twisting ball display system. The twisting ball display system refers to a method in which spherical particles each colored in black and white are arranged between a first electrode layer and a second electrode layer which are electrode layers used for a display element, and a potential difference is generated between the first electrode layer and the second electrode layer to control orientation of the spherical particles, so that display is performed. - The
thin film transistor 581 provided over asubstrate 580 is a bottom-gate thin film transistor, and a source or drain electrode layer thereof is electrically connected to wiringlayers oxide insulating layer 583 and a protectiveinsulating layer 584. Thewiring layer 589 b is provided in contact with afirst electrode layer 587 in an opening formed in an insulatinglayer 585 provided above thewiring layer 589 b. Thethin film transistor 581 is electrically connected to thefirst electrode layer 587 via the wiring layers 589 a and 589 b. - The step and materials for forming the
source electrode layer 415 a and thedrain electrode layer 415 b described inEmbodiment 1 can be applied to the source or drain electrode layer. The step and materials for forming the wiring layers 417 a and 418 a or the wiring layers 417 b and 418 b described inEmbodiment 1 can be applied to any of the wiring layers 589 a and 589 b. - It is preferable that the source electrode layer and the drain electrode layer are each as thin as a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm; a film which is thinner than the wiring layer is used. Since each of the source and drain electrode layers are thin conductive films, the parasitic capacitance formed with the gate electrode layer can be reduced. Accordingly, a semiconductor device with low power consumption, including a thin film transistor using an oxide semiconductor layer can be provided.
- Between the
first electrode layer 587 and asecond electrode layer 588, spherical particles are provided. Each spherical particle includes ablack region 590 a and awhite region 590 b, and acavity 594 filled with liquid around theblack region 590 a and thewhite region 590 b. The circumference of the spherical particle 589 is filled withfiller 595 such as a resin (seeFIG. 19 ). In this embodiment, thefirst electrode layer 587 corresponds to a pixel electrode and thesecond electrode layer 588 provided for acounter substrate 596 corresponds to a common electrode. - Further, instead of the twisting ball, an electrophoretic element can be used as well. A microcapsule having a diameter of about 10 μm to 200 μm in which transparent liquid, positively charged white microparticles, and negatively charged black microparticles are encapsulated, is used. In the microcapsule which is provided between the first electrode layer and the second electrode layer, when an electric field is applied by the first electrode layer and the second electrode layer, the white microparticles and the black microparticles move to opposite sides, so that white or black can be displayed. A display element using this principle is an electrophoretic display element and is generally called electronic paper. The electrophoretic display element has higher reflectance than a liquid crystal display element, and thus, an auxiliary light is unnecessary, power consumption is low, and a display portion can be recognized in a dim place. In addition, even when power is not supplied to the display portion, an image which has been displayed once can be maintained. Accordingly, a displayed image can be stored even if a semiconductor device having a display function (which may be referred to simply as a display device or a semiconductor device provided with a display device) is distanced from an electric wave source.
- Through this process, a highly reliable electronic paper as a semiconductor device can be manufactured.
- This embodiment can be implemented combining with another embodiment as appropriate.
- A semiconductor device disclosed in this specification can be applied to a variety of electronic appliances (including amusement machines). Examples of electronic appliances are a television set (also referred to as a television or a television receiver), a monitor of a computer or the like, a camera such as a digital camera or a digital video camera, a digital photo frame, a mobile phone handset (also referred to as a mobile phone or a mobile phone device), a portable game console, a portable information terminal, an audio reproducing device, a large-sized game machine such as a pachinko machine, and the like.
-
FIG. 20A illustrates an example of amobile phone handset 1100. Themobile phone handset 1100 is provided with adisplay portion 1102 incorporated in ahousing 1101,operation buttons 1103, anexternal connection port 1104, aspeaker 1105, amicrophone 1106, and the like. - The
display portion 1102 of themobile phone handset 1100 illustrated inFIG. 20A can be touched with a finger or the like, by which data can be input into themobile phone handset 1100. Further, operations such as making calls, composing mails, or the like can be performed by touching thedisplay portion 1102 with a finger or the like. - There are mainly three screen modes of the
display portion 1102. The first mode is a display mode mainly for displaying images. The second mode is an input mode mainly for inputting data such as text. The third mode is a display-and-input mode in which two modes of the display mode and the input mode are combined. - For example, in the case of making a call or composing a mail, a text input mode mainly for inputting text is selected for the
display portion 1102 so that text displayed on a screen can be input. In that case, it is preferable to display a keyboard or number buttons on almost all area of the screen of thedisplay portion 1102. - When a detection device including a sensor for detecting inclination, such as a gyroscope or an acceleration sensor, is provided inside the
mobile phone handset 1100, display on the screen of thedisplay portion 1102 can be automatically switched by determining the direction of the mobile phone handset 1100 (whether themobile phone handset 1100 is placed horizontally or vertically for a landscape mode or a portrait mode). - The screen modes are switched by touching the
display portion 1102 or operating theoperation button 1103 of thehousing 1101. - Alternatively, the screen modes may be switched depending on the kind of the image displayed on the
display portion 1102. For example, when a signal of an image displayed on the display portion is a signal of moving image data, the screen mode is switched to the display mode; when the signal is a signal of text data, the screen mode is switched to the input mode. - Further, in the input mode, when input by touching the
display portion 1102 is not performed for a certain period while a signal detected by the optical sensor in thedisplay portion 1102 is detected, the screen mode may be controlled so as to be switched from the input mode to the display mode. - The
display portion 1102 can also function as an image sensor. For example, an image of a palm print, a fingerprint, or the like is taken when thedisplay portion 1102 is touched with a palm or a finger, whereby personal identification can be performed. Further, by providing a backlight or a sensing light source which emits a near-infrared light in the display portion, an image of a finger vein, a palm vein, or the like can be taken. - In the
display portion 1102, the plurality of thin film transistors described inEmbodiment 1 is provided as switching elements of pixels. -
FIG. 20B illustrates another example of a mobile phone handset. A portable information terminal whose example is illustrated inFIG. 20B can have a plurality of functions. For example, in addition to a telephone function, such a portable information terminal can have a function of processing a variety of pieces of data by incorporating a computer. - The portable information terminal illustrated in
FIG. 20B includes ahousing 1800 and ahousing 1801. Thehousing 1800 is provided with adisplay panel 1802, aspeaker 1803, amicrophone 1804, apointing device 1806, acamera lens 1807, anexternal connection terminal 1808, and the like. Thehousing 1801 is provided with akeyboard 1810, anexternal memory slot 1811, and the like. In addition, an antenna is incorporated in thehousing 1801. - The
display panel 1802 is provided with a touch panel. A plurality ofoperation keys 1805 which is displayed as images is illustrated by dashed lines inFIG. 20B . - Further, in addition to the above structure, a contactless IC chip, a small memory device, or the like may be incorporated.
- The light-emitting device of the present invention can be used for the
display panel 1802 and the direction of display is changed appropriately depending on an application mode. Further, the display device is provided with thecamera lens 1807 on the same surface as thedisplay panel 1802, which enables videophone. Thespeaker 1803 and themicrophone 1804 can be used for videophone calls, recording, and playing sound, etc. as well as voice calls. Moreover, thehousings FIG. 20B can be slided so that one is lapped over the other; therefore, the size of the portable information terminal can be reduced, which makes the portable information terminal suitable for being carried. - The
external connection terminal 1808 can be connected to an AC adapter and various types of cables such as a USB cable, which enables charging and data communication with a personal computer or the like. Further, a storage medium can be inserted into theexternal memory slot 1811 so that a large amount of data can be stored and can be moved. - Further, in addition to the above functions, an infrared communication function, a television reception function, or the like may be provided.
-
FIG. 21A illustrates an example of atelevision set 9600. In thetelevision set 9600, adisplay portion 9603 is incorporated in ahousing 9601. Thedisplay portion 9603 can display images. In this embodiment, thehousing 9601 is supported by astand 9605. - The
television set 9600 can be operated with an operation switch of thehousing 9601 or a separateremote controller 9610. Channels and volume can be controlled with an operation key 9609 provided for theremote controller 9610 so that an image displayed on thedisplay portion 9603 can be controlled. Further, theremote controller 9610 may be provided with adisplay portion 9607 for displaying data output from theremote controller 9610. - Note that the
television set 9600 is provided with a receiver, a modem, and the like. With the use of the receiver, general television broadcasting can be received. Moreover, when the display device is connected to a communication network with or without wires via the modem, one-way (from a sender to a receiver) or two-way (between a sender and a receiver or between receivers) information communication can be performed. - In the
display portion 9603, the plurality of thin film transistors described inEmbodiment 1 is provided as switching elements of pixels. -
FIG. 21B illustrates an example of adigital photo frame 9700. For example, in thedigital photo frame 9700, adisplay portion 9703 is incorporated in ahousing 9701. Thedisplay portion 9703 can display a variety of images. For example, thedisplay portion 9703 can display image data taken with a digital camera or the like and function as a normal photo frame - In the
display portion 9703, the plurality of thin film transistors described inEmbodiment 1 is provided as switching elements of pixels. - Note that the
digital photo frame 9700 is provided with an operation portion, an external connection portion (a USB terminal, a terminal that can be connected to various cables such as a USB cable, or the like), a recording medium insertion portion, and the like. Although these components may be provided on the surface on which the display portion is provided, it is preferable to provide them on the side surface or the back surface for the design of thedigital photo frame 9700. For example, a memory storing data of an image taken with a digital camera is inserted in the recording medium insertion portion of the digital photo frame, whereby the image data can be transferred and then displayed on thedisplay portion 9703. - The
digital photo frame 9700 may be configured to transmit and receive data wirelessly. The structure may be employed in which desired image data is transferred wirelessly to be displayed. -
FIG. 22 is a portable amusement machine including two housings, ahousing 9881 and ahousing 9891, which are connected by aconnection portion 9893 at which they can be folded. Adisplay portion 9882 and adisplay portion 9883 are incorporated in thehousing 9881 and thehousing 9891, respectively. - In the
display portion 9883, the plurality of thin film transistors described inEmbodiment 1 is provided as switching elements of pixels. - In addition, the portable amusement machine illustrated in
FIG. 22 further includes aspeaker portion 9884, a recordingmedium insertion portion 9886, anLED lamp 9890, input means (operation keys 9885, aconnection terminal 9887, a sensor 9888 (having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotation number, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radial ray, flow rate, humidity, gradient, vibration, smell, or infrared ray), and a microphone 9889), and the like. It is needless to say that the structure of the portable amusement machine is not limited to the above and other structures provided with at least the thin film transistor disclosed in this specification can be employed. The portable amusement machine may include other accessory equipment as appropriate. The portable amusement machine illustrated inFIG. 22 has a function of reading a program or data stored in the recording medium to display on the display portion, and/or a function of sharing information with another portable amusement machine by wireless communication. The function of the portable amusement machine inFIG. 22 is not limited to those described above, and a variety of functions can be provided. -
FIG. 24 is an example in which the light-emitting device formed in accordance with the above embodiment is used as anindoor lighting device 3001. Since the light-emitting device described inEmbodiment 4 or 5 can be increased in area, the light-emitting device can be used as a lighting device having a large area. Further, the light-emitting device described in the above embodiment can be used as adesk lamp 3000. Note that the lighting equipment includes in its category, a ceiling light, a desk lamp, a wall light, a lightning for an inside of a car, a guide light, and the like. - As described above, the thin film transistor described in any one of
Embodiments 1 to 7 can be provided in display panels of such a variety of electronic appliances. A highly reliable electronic appliance can be provided by using the thin film transistor as a switching element of the display panel. - A semiconductor device disclosed in this specification can be applied as an electronic paper. An electronic paper can be used for electronic appliances of a variety of fields as long as they can display data.
- For example, an electronic paper can be applied to an e-book reader (electronic book), a poster, an advertisement in a vehicle such as a train, or displays of various cards such as a credit card. An example of such an electronic appliance is illustrated in
FIG. 23 . -
FIG. 23 illustrates ane-book reader 2700. For example, thee-book reader 2700 includes two housings, ahousing 2701 and ahousing 2703. Thehousing 2701 and thehousing 2703 are combined with ahinge 2711 so that thee-book reader 2700 can be opened and closed with thehinge 2711 as an axis. With such a structure, thee-book reader 2700 can operate like a paper book. - A
display portion 2705 and adisplay portion 2707 are incorporated in thehousing 2701 and thehousing 2703, respectively. Thedisplay portion 2705 and thedisplay portion 2707 may display one image or different images. In the structure where the display portions display different images from each other, for example, the right display portion (thedisplay portion 2705 inFIG. 23 ) can display text and the left display portion (thedisplay portion 2707 inFIG. 23 ) can display images. -
FIG. 23 illustrates an example in which thehousing 2701 is provided with an operation portion and the like. For example, thehousing 2701 is provided with apower switch 2721, anoperation key 2723, aspeaker 2725, and the like. With theoperation key 2723, pages can be turned. Note that a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided. Furthermore, an external connection terminal (an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like), a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing. Moreover, thee-book reader 2700 may have a function as an electronic dictionary. - The
e-book reader 2700 may have a structure capable of wirelessly transmitting and receiving data. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server. - This embodiment can be implemented combining with another embodiment as appropriate.
- This application is based on Japanese Patent Application serial No. 2009-214485 filed with Japan Patent Office on Sep. 16, 2009, the entire contents of which are hereby incorporated by reference.
Claims (18)
1. A semiconductor device comprising:
a gate electrode layer;
a nitride insulating film over and in direct contact with the gate electrode layer;
an oxide insulating film over and in direct contact with the nitride insulating film;
an oxide semiconductor layer over and in direct contact with the oxide insulating film, the oxide semiconductor layer comprising a channel formation region;
a first insulating layer over and in direct contact with the oxide semiconductor layer;
a wiring layer in electrical contact with the oxide semiconductor layer;
a second insulating layer over the first insulating layer;
a third insulating layer over the second insulating layer;
a color filter layer between the second insulating layer and the third insulating layer; and
an electrode over the third insulating layer,
wherein the wiring layer is electrically connected to the oxide semiconductor layer through a first opening of the first insulating layer,
wherein the electrode is electrically connected to the wiring layer through a second opening of the second insulating layer and a third opening of the third insulating layer,
wherein the channel formation region of the oxide semiconductor layer comprises a crystalline portion,
wherein the oxide semiconductor layer comprises indium, gallium, and zinc,
wherein the wiring layer is a stacked-layer structure and comprises molybdenum, titanium, and copper,
wherein the gate electrode layer is a stacked-layer structure and comprises molybdenum, titanium, and copper,
wherein the oxide semiconductor layer comprises a region in contact with the wiring layer, and
wherein conductivity of the region is higher than conductivity of the channel formation region.
2. A semiconductor device comprising:
a gate electrode layer;
a nitride insulating film over and in direct contact with the gate electrode layer;
an oxide insulating film over and in direct contact with the nitride insulating film;
an oxide semiconductor layer over and in direct contact with the oxide insulating film, the oxide semiconductor layer comprising a channel formation region;
a first insulating layer over and in direct contact with the oxide semiconductor layer;
a wiring layer in electrical contact with the oxide semiconductor layer;
a second insulating layer over the first insulating layer;
a third insulating layer over the second insulating layer;
a color filter layer between the second insulating layer and the third insulating layer; and
an electrode over the third insulating layer,
wherein the wiring layer is electrically connected to the oxide semiconductor layer through a first opening of the first insulating layer,
wherein the electrode is electrically connected to the wiring layer through a second opening of the second insulating layer and a third opening of the third insulating layer,
wherein the channel formation region of the oxide semiconductor layer comprises a crystalline portion,
wherein the oxide semiconductor layer comprises indium, gallium, and zinc,
wherein the wiring layer is a stacked-layer structure and comprises copper,
wherein the gate electrode layer is a stacked-layer structure and comprises copper,
wherein the oxide semiconductor layer comprises a region in contact with the wiring layer, and
wherein conductivity of the region is higher than conductivity of the channel formation region.
3. The semiconductor device according to claim 1 , wherein the second opening of the second insulating layer and the third opening of the third insulating layer do not overlap with the oxide semiconductor layer.
4. The semiconductor device according to claim 1 , wherein a carrier concentration of the channel formation region is less than 1×1018/cm3.
5. The semiconductor device according to claim 1 , wherein the first insulating layer comprises silicon oxide.
6. The semiconductor device according to claim 1 , wherein a grain diameter of the crystalline portion is greater than or equal to 1 nm and less than or equal to 20 nm.
7. The semiconductor device according to claim 1 , wherein the crystalline portion is mixed in an amorphous structure.
8. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises a depressed portion.
9. The semiconductor device according to claim 1 , wherein the channel formation region of the oxide semiconductor layer is intrinsic.
10. The semiconductor device according to claim 1 , wherein a degree of crystallization of the oxide semiconductor layer is 80% or more.
11. The semiconductor device according to claim 2 , wherein the second opening of the second insulating layer and the third opening of the third insulating layer do not overlap with the oxide semiconductor layer.
12. The semiconductor device according to claim 2 , wherein a carrier concentration of the channel formation region is less than 1×1018/cm3.
13. The semiconductor device according to claim 2 , wherein the first insulating layer comprises silicon oxide.
14. The semiconductor device according to claim 2 , wherein a grain diameter of the crystalline portion is greater than or equal to 1 nm and less than or equal to 20 nm.
15. The semiconductor device according to claim 2 , wherein the crystalline portion is mixed in an amorphous structure.
16. The semiconductor device according to claim 2 , wherein the oxide semiconductor layer comprises a depressed portion.
17. The semiconductor device according to claim 2 , wherein the channel formation region of the oxide semiconductor layer is intrinsic.
18. The semiconductor device according to claim 2 , wherein a degree of crystallization of the oxide semiconductor layer is 80% or more.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/223,278 US11183597B2 (en) | 2009-09-16 | 2021-04-06 | Semiconductor device and manufacturing method thereof |
US17/402,722 US11791417B2 (en) | 2009-09-16 | 2021-08-16 | Semiconductor device and manufacturing method thereof |
US18/376,024 US20240030353A1 (en) | 2009-09-16 | 2023-10-03 | Semiconductor device and manufacturing method thereof |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009214485 | 2009-09-16 | ||
JP2009-214485 | 2009-09-16 | ||
JPJP2009-214485 | 2009-09-16 | ||
US12/880,259 US20110062433A1 (en) | 2009-09-16 | 2010-09-13 | Semiconductor device and manufacturing method thereof |
US15/973,835 US11211499B2 (en) | 2009-09-16 | 2018-05-08 | Semiconductor device and manufacturing method thereof |
US17/223,278 US11183597B2 (en) | 2009-09-16 | 2021-04-06 | Semiconductor device and manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/973,835 Division US11211499B2 (en) | 2009-09-16 | 2018-05-08 | Semiconductor device and manufacturing method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/402,722 Continuation US11791417B2 (en) | 2009-09-16 | 2021-08-16 | Semiconductor device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210226061A1 true US20210226061A1 (en) | 2021-07-22 |
US11183597B2 US11183597B2 (en) | 2021-11-23 |
Family
ID=43729604
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/880,259 Abandoned US20110062433A1 (en) | 2009-09-16 | 2010-09-13 | Semiconductor device and manufacturing method thereof |
US15/973,835 Active US11211499B2 (en) | 2009-09-16 | 2018-05-08 | Semiconductor device and manufacturing method thereof |
US17/223,278 Active US11183597B2 (en) | 2009-09-16 | 2021-04-06 | Semiconductor device and manufacturing method thereof |
US17/402,722 Active 2030-12-11 US11791417B2 (en) | 2009-09-16 | 2021-08-16 | Semiconductor device and manufacturing method thereof |
US18/376,024 Pending US20240030353A1 (en) | 2009-09-16 | 2023-10-03 | Semiconductor device and manufacturing method thereof |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/880,259 Abandoned US20110062433A1 (en) | 2009-09-16 | 2010-09-13 | Semiconductor device and manufacturing method thereof |
US15/973,835 Active US11211499B2 (en) | 2009-09-16 | 2018-05-08 | Semiconductor device and manufacturing method thereof |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/402,722 Active 2030-12-11 US11791417B2 (en) | 2009-09-16 | 2021-08-16 | Semiconductor device and manufacturing method thereof |
US18/376,024 Pending US20240030353A1 (en) | 2009-09-16 | 2023-10-03 | Semiconductor device and manufacturing method thereof |
Country Status (5)
Country | Link |
---|---|
US (5) | US20110062433A1 (en) |
JP (8) | JP2011086921A (en) |
KR (9) | KR101730347B1 (en) |
TW (8) | TWI761829B (en) |
WO (1) | WO2011033915A1 (en) |
Families Citing this family (83)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101719493B (en) | 2008-10-08 | 2014-05-14 | 株式会社半导体能源研究所 | Display device |
JP5361651B2 (en) | 2008-10-22 | 2013-12-04 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
EP2180518B1 (en) | 2008-10-24 | 2018-04-25 | Semiconductor Energy Laboratory Co, Ltd. | Method for manufacturing semiconductor device |
JP5616012B2 (en) * | 2008-10-24 | 2014-10-29 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR101667909B1 (en) | 2008-10-24 | 2016-10-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
US8741702B2 (en) | 2008-10-24 | 2014-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
WO2011010541A1 (en) | 2009-07-18 | 2011-01-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
EP3217435A1 (en) | 2009-09-16 | 2017-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and display device |
KR101730347B1 (en) * | 2009-09-16 | 2017-04-27 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
KR101608923B1 (en) | 2009-09-24 | 2016-04-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Oxide semiconductor film and semiconductor device |
WO2011043163A1 (en) | 2009-10-05 | 2011-04-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR102399469B1 (en) | 2009-10-08 | 2022-05-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101376461B1 (en) | 2009-10-08 | 2014-03-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Oxide semiconductor layer and semiconductor device |
EP2486593B1 (en) | 2009-10-09 | 2017-02-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR101293261B1 (en) | 2009-10-21 | 2013-08-09 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device and electronic device including display device |
KR20130130879A (en) * | 2009-10-21 | 2013-12-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
KR101499494B1 (en) | 2009-10-30 | 2015-03-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Logic circuit and semiconductor device |
WO2011052384A1 (en) | 2009-10-30 | 2011-05-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
WO2011055631A1 (en) * | 2009-11-06 | 2011-05-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR101763126B1 (en) | 2009-11-06 | 2017-07-31 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
KR20230041840A (en) | 2009-11-13 | 2023-03-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
EP2506303A4 (en) * | 2009-11-27 | 2017-11-22 | Sharp Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
CN105609509A (en) | 2009-12-04 | 2016-05-25 | 株式会社半导体能源研究所 | Display device |
WO2011068066A1 (en) * | 2009-12-04 | 2011-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR101396102B1 (en) | 2009-12-04 | 2014-05-15 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
WO2011077916A1 (en) | 2009-12-24 | 2011-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
CN109390215B (en) | 2009-12-28 | 2023-08-15 | 株式会社半导体能源研究所 | Method for manufacturing semiconductor device |
US8552425B2 (en) | 2010-06-18 | 2013-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR102637010B1 (en) | 2010-12-03 | 2024-02-16 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Oxide semiconductor film and semiconductor device |
CN102096228B (en) * | 2010-12-17 | 2012-07-04 | 湖南创图视维科技有限公司 | Display system and display method |
JP5975635B2 (en) | 2010-12-28 | 2016-08-23 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9911858B2 (en) | 2010-12-28 | 2018-03-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN102543860B (en) * | 2010-12-29 | 2014-12-03 | 京东方科技集团股份有限公司 | Manufacturing method of low-temperature polysilicon TFT (thin-film transistor) array substrate |
TWI657565B (en) | 2011-01-14 | 2019-04-21 | 日商半導體能源研究所股份有限公司 | Semiconductor memory device |
TWI520273B (en) | 2011-02-02 | 2016-02-01 | 半導體能源研究所股份有限公司 | Semiconductor memory device |
JP5253686B2 (en) * | 2011-03-30 | 2013-07-31 | シャープ株式会社 | Active matrix substrate, display device, and method of manufacturing active matrix substrate |
TW202230814A (en) * | 2011-05-05 | 2022-08-01 | 日商半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing the same |
US8679905B2 (en) * | 2011-06-08 | 2014-03-25 | Cbrite Inc. | Metal oxide TFT with improved source/drain contacts |
JP6035734B2 (en) * | 2011-06-20 | 2016-11-30 | ソニー株式会社 | Semiconductor element, display device and electronic apparatus |
WO2013042696A1 (en) * | 2011-09-23 | 2013-03-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR102447866B1 (en) | 2011-09-29 | 2022-09-26 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101829858B1 (en) | 2011-09-30 | 2018-02-21 | 엘지디스플레이 주식회사 | Oxide thin film transistor and method for manufacturing the same |
DE112012007290B3 (en) | 2011-10-14 | 2017-06-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR20130040706A (en) | 2011-10-14 | 2013-04-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and method of manufacturing semiconductor device |
JP5960430B2 (en) * | 2011-12-23 | 2016-08-02 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR101975263B1 (en) | 2012-02-07 | 2019-05-08 | 삼성디스플레이 주식회사 | Thin film transistor display panel and method of manufacturing the same |
US9553200B2 (en) | 2012-02-29 | 2017-01-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
JP6351947B2 (en) * | 2012-10-12 | 2018-07-04 | 株式会社半導体エネルギー研究所 | Method for manufacturing liquid crystal display device |
TWI681233B (en) | 2012-10-12 | 2020-01-01 | 日商半導體能源研究所股份有限公司 | Liquid crystal display device, touch panel and method for manufacturing liquid crystal display device |
KR20220150439A (en) | 2012-11-08 | 2022-11-10 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
KR101976133B1 (en) * | 2012-11-20 | 2019-05-08 | 삼성디스플레이 주식회사 | Display device |
WO2014103901A1 (en) | 2012-12-25 | 2014-07-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
KR102010789B1 (en) * | 2012-12-27 | 2019-10-21 | 엘지디스플레이 주식회사 | Transparent organic light emitting display device and method for manufacturing the same |
KR102290247B1 (en) * | 2013-03-14 | 2021-08-13 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
US9153650B2 (en) | 2013-03-19 | 2015-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor |
CN103219389B (en) | 2013-03-21 | 2016-03-16 | 京东方科技集团股份有限公司 | A kind of thin-film transistor and preparation method thereof, array base palte and display unit |
TWI652822B (en) | 2013-06-19 | 2019-03-01 | 日商半導體能源研究所股份有限公司 | Oxide semiconductor film and formation method thereof |
KR102063983B1 (en) * | 2013-06-26 | 2020-02-11 | 엘지디스플레이 주식회사 | Thin Film Transistor Substrate Having Metal Oxide Semiconductor and Manufacturing Method Thereof |
TWI608523B (en) | 2013-07-19 | 2017-12-11 | 半導體能源研究所股份有限公司 | Oxide semiconductor film, method of manufacturing oxide semiconductor film, and semiconductor device |
US20150051882A1 (en) * | 2013-08-16 | 2015-02-19 | Technology S.G., Lp | Artificially Simulating Emissions of a Chemical Compound |
CN104460143B (en) * | 2013-09-17 | 2017-12-15 | 瀚宇彩晶股份有限公司 | Dot structure and its manufacture method |
WO2015045213A1 (en) * | 2013-09-30 | 2015-04-02 | パナソニック株式会社 | Thin film transistor substrate and method for manufacturing same |
US9590111B2 (en) * | 2013-11-06 | 2017-03-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the semiconductor device |
CN111129039B (en) * | 2013-12-27 | 2024-04-16 | 株式会社半导体能源研究所 | Light emitting device |
WO2015132697A1 (en) | 2014-03-07 | 2015-09-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10032924B2 (en) * | 2014-03-31 | 2018-07-24 | The Hong Kong University Of Science And Technology | Metal oxide thin film transistor with channel, source and drain regions respectively capped with covers of different gas permeability |
US10043913B2 (en) | 2014-04-30 | 2018-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor film, semiconductor device, display device, module, and electronic device |
JP2016072498A (en) * | 2014-09-30 | 2016-05-09 | 株式会社東芝 | Semiconductor device |
TW201614850A (en) | 2014-10-01 | 2016-04-16 | Chunghwa Picture Tubes Ltd | Thin film transistor and manufacturing method thereof |
WO2016063160A1 (en) * | 2014-10-20 | 2016-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, display device, and display module |
CN104752489A (en) * | 2015-04-10 | 2015-07-01 | 深圳市华星光电技术有限公司 | Array baseplate, display device and method used for manufacturing array baseplate |
JP2017003976A (en) * | 2015-06-15 | 2017-01-05 | 株式会社半導体エネルギー研究所 | Display device |
WO2016203354A1 (en) * | 2015-06-19 | 2016-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, and electronic device |
JP6832656B2 (en) * | 2016-09-14 | 2021-02-24 | 株式会社ジャパンディスプレイ | Manufacturing method of semiconductor devices |
US10504939B2 (en) | 2017-02-21 | 2019-12-10 | The Hong Kong University Of Science And Technology | Integration of silicon thin-film transistors and metal-oxide thin film transistors |
CN108121098B (en) | 2017-12-19 | 2019-08-06 | 友达光电股份有限公司 | The display panel of metal structure and preparation method thereof and application |
KR102455892B1 (en) * | 2017-12-29 | 2022-10-17 | 엘지디스플레이 주식회사 | Electronic apparatus |
KR101908383B1 (en) | 2018-04-25 | 2018-12-11 | 삼성디스플레이 주식회사 | An organic luminescence emitting display and the manufacturing method thereof |
KR102530811B1 (en) | 2018-10-31 | 2023-05-09 | 엘지디스플레이 주식회사 | Display apparatus |
TWI702154B (en) * | 2019-05-08 | 2020-08-21 | 謙華科技股份有限公司 | Method for manufacturing thermal print head structure |
CN110571152A (en) * | 2019-08-14 | 2019-12-13 | 青岛佳恩半导体有限公司 | Preparation method of IGBT back electrode buffer layer |
US20240063028A1 (en) * | 2020-08-27 | 2024-02-22 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing Method Of Semiconductor Device |
CN113674623A (en) * | 2021-08-13 | 2021-11-19 | Tcl华星光电技术有限公司 | Backlight panel, backlight module and display device |
Family Cites Families (254)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US538304A (en) * | 1895-04-30 | Richard wagner | ||
JPS60198861A (en) | 1984-03-23 | 1985-10-08 | Fujitsu Ltd | Thin film transistor |
JPH0244256B2 (en) | 1987-01-28 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN2O5DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPS63210023A (en) | 1987-02-24 | 1988-08-31 | Natl Inst For Res In Inorg Mater | Compound having laminar structure of hexagonal crystal system expressed by ingazn4o7 and its production |
JPH0244258B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN3O6DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244260B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN5O8DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH07101268B2 (en) * | 1987-02-25 | 1995-11-01 | 日本電信電話株式会社 | Thin film transistor array |
JPH0244262B2 (en) | 1987-02-27 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN6O9DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244263B2 (en) | 1987-04-22 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN7O10DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0213928A (en) | 1988-07-01 | 1990-01-18 | Sharp Corp | Thin film transistor array |
JP2585118B2 (en) | 1990-02-06 | 1997-02-26 | 株式会社半導体エネルギー研究所 | Method for manufacturing thin film transistor |
EP0445535B1 (en) | 1990-02-06 | 1995-02-01 | Sel Semiconductor Energy Laboratory Co., Ltd. | Method of forming an oxide film |
KR960010723B1 (en) * | 1990-12-20 | 1996-08-07 | 가부시끼가이샤 한도오따이 에네루기 겐큐쇼 | Liquid crystal electro-optical device |
JP2990232B2 (en) | 1990-12-20 | 1999-12-13 | 株式会社半導体エネルギー研究所 | Liquid crystal electro-optical device |
JPH05251705A (en) | 1992-03-04 | 1993-09-28 | Fuji Xerox Co Ltd | Thin-film transistor |
KR0139346B1 (en) * | 1994-03-03 | 1998-06-15 | 김광호 | Manufacturing method of tft lcd |
JP3479375B2 (en) | 1995-03-27 | 2003-12-15 | 科学技術振興事業団 | Metal oxide semiconductor device in which a pn junction is formed with a thin film transistor made of a metal oxide semiconductor such as cuprous oxide, and methods for manufacturing the same |
JP3286152B2 (en) * | 1995-06-29 | 2002-05-27 | シャープ株式会社 | Thin film transistor circuit and image display device |
JPH11505377A (en) | 1995-08-03 | 1999-05-18 | フィリップス エレクトロニクス ネムローゼ フェンノートシャップ | Semiconductor device |
JP2001290172A (en) | 1995-08-11 | 2001-10-19 | Sharp Corp | Liquid crystal display device |
KR970011972A (en) | 1995-08-11 | 1997-03-29 | 쯔지 하루오 | Transmission type liquid crystal display device and manufacturing method thereof |
US5847410A (en) | 1995-11-24 | 1998-12-08 | Semiconductor Energy Laboratory Co. | Semiconductor electro-optical device |
JP3625598B2 (en) * | 1995-12-30 | 2005-03-02 | 三星電子株式会社 | Manufacturing method of liquid crystal display device |
JP3607016B2 (en) | 1996-10-02 | 2005-01-05 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method thereof, and portable information processing terminal, head mounted display, navigation system, mobile phone, camera, and projector |
JPH10209463A (en) * | 1997-01-27 | 1998-08-07 | Matsushita Electric Ind Co Ltd | Method for wiring formation of display device, manufacture of display device, and display device |
JP3488590B2 (en) | 1997-03-03 | 2004-01-19 | 三洋電機株式会社 | Manufacturing method of metal thin film and thin film transistor, and semiconductor device using metal thin film |
TWI226470B (en) * | 1998-01-19 | 2005-01-11 | Hitachi Ltd | LCD device |
US6784413B2 (en) * | 1998-03-12 | 2004-08-31 | Casio Computer Co., Ltd. | Reading apparatus for reading fingerprint |
JP3592535B2 (en) * | 1998-07-16 | 2004-11-24 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
JP4170454B2 (en) | 1998-07-24 | 2008-10-22 | Hoya株式会社 | Article having transparent conductive oxide thin film and method for producing the same |
US6372558B1 (en) * | 1998-08-18 | 2002-04-16 | Sony Corporation | Electrooptic device, driving substrate for electrooptic device, and method of manufacturing the device and substrate |
JP4493741B2 (en) | 1998-09-04 | 2010-06-30 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
JP2000150861A (en) * | 1998-11-16 | 2000-05-30 | Tdk Corp | Oxide thin film |
JP3276930B2 (en) * | 1998-11-17 | 2002-04-22 | 科学技術振興事業団 | Transistor and semiconductor device |
JP3977974B2 (en) * | 1998-12-29 | 2007-09-19 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US6380558B1 (en) | 1998-12-29 | 2002-04-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
TW473783B (en) * | 1999-08-13 | 2002-01-21 | Semiconductor Energy Lab | Laser apparatus, laser annealing method, and manufacturing method of a semiconductor device |
TW460731B (en) | 1999-09-03 | 2001-10-21 | Ind Tech Res Inst | Electrode structure and production method of wide viewing angle LCD |
KR100661825B1 (en) * | 1999-12-28 | 2006-12-27 | 엘지.필립스 엘시디 주식회사 | Array substrate of transflective liquid crystal display device and method for fabricating the same |
TWI245957B (en) | 2000-08-09 | 2005-12-21 | Hitachi Ltd | Active matrix display device |
JP5148032B2 (en) * | 2000-08-09 | 2013-02-20 | 株式会社ジャパンディスプレイイースト | Active matrix display device |
JP4089858B2 (en) | 2000-09-01 | 2008-05-28 | 国立大学法人東北大学 | Semiconductor device |
KR20020038482A (en) * | 2000-11-15 | 2002-05-23 | 모리시타 요이찌 | Thin film transistor array, method for producing the same, and display panel using the same |
US7115453B2 (en) * | 2001-01-29 | 2006-10-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
JP4410951B2 (en) * | 2001-02-27 | 2010-02-10 | Nec液晶テクノロジー株式会社 | Pattern forming method and manufacturing method of liquid crystal display device |
JP3997731B2 (en) | 2001-03-19 | 2007-10-24 | 富士ゼロックス株式会社 | Method for forming a crystalline semiconductor thin film on a substrate |
JP2002289859A (en) | 2001-03-23 | 2002-10-04 | Minolta Co Ltd | Thin-film transistor |
JP3696127B2 (en) | 2001-05-21 | 2005-09-14 | シャープ株式会社 | Manufacturing method of matrix substrate for liquid crystal |
JP2003005344A (en) | 2001-06-20 | 2003-01-08 | Nec Corp | Halftone phase shifting mask and method for producing the same |
JP4090716B2 (en) * | 2001-09-10 | 2008-05-28 | 雅司 川崎 | Thin film transistor and matrix display device |
JP3925839B2 (en) | 2001-09-10 | 2007-06-06 | シャープ株式会社 | Semiconductor memory device and test method thereof |
WO2003040441A1 (en) * | 2001-11-05 | 2003-05-15 | Japan Science And Technology Agency | Natural superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film |
JP4164562B2 (en) | 2002-09-11 | 2008-10-15 | 独立行政法人科学技術振興機構 | Transparent thin film field effect transistor using homologous thin film as active layer |
JP4083486B2 (en) * | 2002-02-21 | 2008-04-30 | 独立行政法人科学技術振興機構 | Method for producing LnCuO (S, Se, Te) single crystal thin film |
US7049190B2 (en) * | 2002-03-15 | 2006-05-23 | Sanyo Electric Co., Ltd. | Method for forming ZnO film, method for forming ZnO semiconductor layer, method for fabricating semiconductor device, and semiconductor device |
JP3933591B2 (en) | 2002-03-26 | 2007-06-20 | 淳二 城戸 | Organic electroluminescent device |
US7411215B2 (en) * | 2002-04-15 | 2008-08-12 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method of fabricating the same |
TW546853B (en) * | 2002-05-01 | 2003-08-11 | Au Optronics Corp | Active type OLED and the fabrication method thereof |
JP2003330388A (en) | 2002-05-15 | 2003-11-19 | Semiconductor Energy Lab Co Ltd | Semiconductor device and its manufacturing method |
TW538541B (en) * | 2002-05-15 | 2003-06-21 | Au Optronics Corp | Active matrix substrate of liquid crystal display device and the manufacturing method thereof |
US7339187B2 (en) | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP2004022625A (en) * | 2002-06-13 | 2004-01-22 | Murata Mfg Co Ltd | Manufacturing method of semiconductor device and its manufacturing method |
US7105868B2 (en) | 2002-06-24 | 2006-09-12 | Cermet, Inc. | High-electron mobility transistor with zinc oxide |
US7067843B2 (en) * | 2002-10-11 | 2006-06-27 | E. I. Du Pont De Nemours And Company | Transparent oxide semiconductor thin film transistors |
TW586144B (en) | 2002-11-15 | 2004-05-01 | Toppoly Optoelectronics Corp | Method of forming a liquid crystal display |
US7760921B2 (en) * | 2002-12-19 | 2010-07-20 | Casio Computer Co., Ltd. | Pressure activated fingerprint input apparatus |
AU2003286952A1 (en) * | 2002-12-21 | 2004-07-14 | Samsung Electronics Co., Ltd. | Array substrate, liquid crystal display apparatus having the same and method for driving liquid crystal display apparatus |
JP4166105B2 (en) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273732A (en) | 2003-03-07 | 2004-09-30 | Sharp Corp | Active matrix substrate and its producing process |
JP4108633B2 (en) | 2003-06-20 | 2008-06-25 | シャープ株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
US7262463B2 (en) * | 2003-07-25 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Transistor including a deposited channel region having a doped portion |
TWI221341B (en) * | 2003-09-18 | 2004-09-21 | Ind Tech Res Inst | Method and material for forming active layer of thin film transistor |
JP4671665B2 (en) * | 2003-11-14 | 2011-04-20 | 株式会社半導体エネルギー研究所 | Method for manufacturing display device |
WO2005048353A1 (en) | 2003-11-14 | 2005-05-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing liquid crystal display device |
US7859187B2 (en) | 2003-11-14 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method for fabricating the same |
JP4831954B2 (en) | 2003-11-14 | 2011-12-07 | 株式会社半導体エネルギー研究所 | Method for manufacturing display device |
US7691685B2 (en) * | 2004-01-26 | 2010-04-06 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
CN100565307C (en) * | 2004-02-13 | 2009-12-02 | 株式会社半导体能源研究所 | Semiconductor devices and preparation method thereof, liquid crystal television system and EL television system |
US7394118B2 (en) * | 2004-03-09 | 2008-07-01 | University Of Southern California | Chemical sensor using semiconducting metal oxide nanowires |
KR20070116889A (en) | 2004-03-12 | 2007-12-11 | 도꾸리쯔교세이호징 가가꾸 기쥬쯔 신꼬 기꼬 | Vapor deposition method of amorphous oxide thin film |
US7297977B2 (en) | 2004-03-12 | 2007-11-20 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
US7145174B2 (en) | 2004-03-12 | 2006-12-05 | Hewlett-Packard Development Company, Lp. | Semiconductor device |
US7282782B2 (en) | 2004-03-12 | 2007-10-16 | Hewlett-Packard Development Company, L.P. | Combined binary oxide semiconductor device |
US7129559B2 (en) | 2004-04-09 | 2006-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage semiconductor device utilizing a deep trench structure |
US7245297B2 (en) * | 2004-05-22 | 2007-07-17 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
US7211825B2 (en) * | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
US7494923B2 (en) * | 2004-06-14 | 2009-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of wiring substrate and semiconductor device |
JP2006100760A (en) * | 2004-09-02 | 2006-04-13 | Casio Comput Co Ltd | Thin-film transistor and its manufacturing method |
US7285501B2 (en) * | 2004-09-17 | 2007-10-23 | Hewlett-Packard Development Company, L.P. | Method of forming a solution processed device |
KR101354162B1 (en) * | 2004-10-20 | 2014-01-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Laser irradiation, laser irradiation apparatus and method for manufacturing semiconductor device |
US7298084B2 (en) * | 2004-11-02 | 2007-11-20 | 3M Innovative Properties Company | Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes |
US7453065B2 (en) * | 2004-11-10 | 2008-11-18 | Canon Kabushiki Kaisha | Sensor and image pickup device |
US7791072B2 (en) * | 2004-11-10 | 2010-09-07 | Canon Kabushiki Kaisha | Display |
CN101057333B (en) * | 2004-11-10 | 2011-11-16 | 佳能株式会社 | Light emitting device |
US7829444B2 (en) * | 2004-11-10 | 2010-11-09 | Canon Kabushiki Kaisha | Field effect transistor manufacturing method |
US7863611B2 (en) * | 2004-11-10 | 2011-01-04 | Canon Kabushiki Kaisha | Integrated circuits utilizing amorphous oxides |
BRPI0517568B8 (en) * | 2004-11-10 | 2022-03-03 | Canon Kk | field effect transistor |
KR100889796B1 (en) * | 2004-11-10 | 2009-03-20 | 캐논 가부시끼가이샤 | Field effect transistor employing an amorphous oxide |
US7582904B2 (en) * | 2004-11-26 | 2009-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device and method for manufacturing thereof, and television device |
JP2006201217A (en) * | 2005-01-18 | 2006-08-03 | Seiko Epson Corp | Wiring substrate, electrooptical apparatus and electronic equipment |
US7579224B2 (en) * | 2005-01-21 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film semiconductor device |
TWI562380B (en) * | 2005-01-28 | 2016-12-11 | Semiconductor Energy Lab Co Ltd | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
TWI569441B (en) * | 2005-01-28 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
JP2006215086A (en) * | 2005-02-01 | 2006-08-17 | Sharp Corp | Active matrix substrate and display device equipped with the same |
US7858451B2 (en) * | 2005-02-03 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device, semiconductor device and manufacturing method thereof |
US7948171B2 (en) * | 2005-02-18 | 2011-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US8681077B2 (en) | 2005-03-18 | 2014-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device, driving method and electronic apparatus thereof |
US7544967B2 (en) | 2005-03-28 | 2009-06-09 | Massachusetts Institute Of Technology | Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications |
US7645478B2 (en) | 2005-03-31 | 2010-01-12 | 3M Innovative Properties Company | Methods of making displays |
US8300031B2 (en) | 2005-04-20 | 2012-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element |
JP2006344849A (en) * | 2005-06-10 | 2006-12-21 | Casio Comput Co Ltd | Thin film transistor |
US7402506B2 (en) * | 2005-06-16 | 2008-07-22 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7691666B2 (en) | 2005-06-16 | 2010-04-06 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7507618B2 (en) | 2005-06-27 | 2009-03-24 | 3M Innovative Properties Company | Method for making electronic devices using metal oxide nanoparticles |
US7737442B2 (en) * | 2005-06-28 | 2010-06-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR100711890B1 (en) * | 2005-07-28 | 2007-04-25 | 삼성에스디아이 주식회사 | Organic Light Emitting Display and Fabrication Method for the same |
JP2007059128A (en) * | 2005-08-23 | 2007-03-08 | Canon Inc | Organic electroluminescent display device and manufacturing method thereof |
JP5116225B2 (en) * | 2005-09-06 | 2013-01-09 | キヤノン株式会社 | Manufacturing method of oxide semiconductor device |
JP4280736B2 (en) * | 2005-09-06 | 2009-06-17 | キヤノン株式会社 | Semiconductor element |
JP2007073705A (en) * | 2005-09-06 | 2007-03-22 | Canon Inc | Oxide-semiconductor channel film transistor and its method of manufacturing same |
JP4850457B2 (en) * | 2005-09-06 | 2012-01-11 | キヤノン株式会社 | Thin film transistor and thin film diode |
JP5078246B2 (en) | 2005-09-29 | 2012-11-21 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method of semiconductor device |
JP5064747B2 (en) * | 2005-09-29 | 2012-10-31 | 株式会社半導体エネルギー研究所 | Semiconductor device, electrophoretic display device, display module, electronic device, and method for manufacturing semiconductor device |
EP3614442A3 (en) | 2005-09-29 | 2020-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having oxide semiconductor layer and manufactoring method thereof |
JP5427340B2 (en) * | 2005-10-14 | 2014-02-26 | 株式会社半導体エネルギー研究所 | Semiconductor device |
CN101278403B (en) * | 2005-10-14 | 2010-12-01 | 株式会社半导体能源研究所 | Semiconductor device and manufacture method thereof |
US8149346B2 (en) * | 2005-10-14 | 2012-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method thereof |
JP5250196B2 (en) | 2005-10-18 | 2013-07-31 | 株式会社半導体エネルギー研究所 | Display device and electronic device |
US8217572B2 (en) | 2005-10-18 | 2012-07-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device with prism layer |
JP5037808B2 (en) * | 2005-10-20 | 2012-10-03 | キヤノン株式会社 | Field effect transistor using amorphous oxide, and display device using the transistor |
KR101397571B1 (en) * | 2005-11-15 | 2014-05-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
US7998372B2 (en) * | 2005-11-18 | 2011-08-16 | Idemitsu Kosan Co., Ltd. | Semiconductor thin film, method for manufacturing the same, thin film transistor, and active-matrix-driven display panel |
JP5376750B2 (en) | 2005-11-18 | 2013-12-25 | 出光興産株式会社 | Semiconductor thin film, manufacturing method thereof, thin film transistor, active matrix drive display panel |
JP5250929B2 (en) * | 2005-11-30 | 2013-07-31 | 凸版印刷株式会社 | Transistor and manufacturing method thereof |
TWI292281B (en) * | 2005-12-29 | 2008-01-01 | Ind Tech Res Inst | Pixel structure of active organic light emitting diode and method of fabricating the same |
KR100768199B1 (en) * | 2006-01-02 | 2007-10-17 | 삼성에스디아이 주식회사 | Organic thin film transistor and organic light emitting display device comprising the same |
US7867636B2 (en) * | 2006-01-11 | 2011-01-11 | Murata Manufacturing Co., Ltd. | Transparent conductive film and method for manufacturing the same |
JP4977478B2 (en) * | 2006-01-21 | 2012-07-18 | 三星電子株式会社 | ZnO film and method of manufacturing TFT using the same |
US7576394B2 (en) * | 2006-02-02 | 2009-08-18 | Kochi Industrial Promotion Center | Thin film transistor including low resistance conductive thin films and manufacturing method thereof |
US7977169B2 (en) * | 2006-02-15 | 2011-07-12 | Kochi Industrial Promotion Center | Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof |
JP5110803B2 (en) * | 2006-03-17 | 2012-12-26 | キヤノン株式会社 | FIELD EFFECT TRANSISTOR USING OXIDE FILM FOR CHANNEL AND METHOD FOR MANUFACTURING THE SAME |
US20070231974A1 (en) | 2006-03-30 | 2007-10-04 | Hsien-Kun Chiu | Thin film transistor having copper line and fabricating method thereof |
KR20070101595A (en) * | 2006-04-11 | 2007-10-17 | 삼성전자주식회사 | Zno thin film transistor |
US20070252928A1 (en) | 2006-04-28 | 2007-11-01 | Toppan Printing Co., Ltd. | Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof |
KR101227142B1 (en) | 2006-05-17 | 2013-01-28 | 엘지디스플레이 주식회사 | Light emitting device and fabrication method of the same |
JP5069950B2 (en) * | 2006-06-02 | 2012-11-07 | 株式会社半導体エネルギー研究所 | Semiconductor device, display device, liquid crystal display device, display module, and electronic apparatus |
US7443202B2 (en) | 2006-06-02 | 2008-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and electronic apparatus having the same |
JP5028033B2 (en) | 2006-06-13 | 2012-09-19 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
US8570468B2 (en) * | 2006-06-30 | 2013-10-29 | Lg Display Co., Ltd. | Liquid crystal display device and method of fabricating the same |
JP5328083B2 (en) * | 2006-08-01 | 2013-10-30 | キヤノン株式会社 | Oxide etching method |
US20080032431A1 (en) | 2006-08-03 | 2008-02-07 | Tpo Displays Corp. | Method for fabricating a system for displaying images |
JP4609797B2 (en) * | 2006-08-09 | 2011-01-12 | Nec液晶テクノロジー株式会社 | Thin film device and manufacturing method thereof |
JP4999400B2 (en) * | 2006-08-09 | 2012-08-15 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4404881B2 (en) | 2006-08-09 | 2010-01-27 | 日本電気株式会社 | Thin film transistor array, manufacturing method thereof, and liquid crystal display device |
EP2381745A1 (en) * | 2006-09-07 | 2011-10-26 | Saint-Gobain Glass France | Substrate for organic electroluminescent device, use and method for manufacturing said substrate, as well as an organic electroluminescent device |
JP4179393B2 (en) * | 2006-09-14 | 2008-11-12 | エプソンイメージングデバイス株式会社 | Display device and manufacturing method thereof |
JP4332545B2 (en) * | 2006-09-15 | 2009-09-16 | キヤノン株式会社 | Field effect transistor and manufacturing method thereof |
JP4274219B2 (en) * | 2006-09-27 | 2009-06-03 | セイコーエプソン株式会社 | Electronic devices, organic electroluminescence devices, organic thin film semiconductor devices |
JP5164357B2 (en) * | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7622371B2 (en) * | 2006-10-10 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Fused nanocrystal thin film semiconductor and method |
JP5116290B2 (en) | 2006-11-21 | 2013-01-09 | キヤノン株式会社 | Thin film transistor manufacturing method |
US7772021B2 (en) * | 2006-11-29 | 2010-08-10 | Samsung Electronics Co., Ltd. | Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays |
JP2008140684A (en) * | 2006-12-04 | 2008-06-19 | Toppan Printing Co Ltd | Color el display, and its manufacturing method |
KR101303578B1 (en) * | 2007-01-05 | 2013-09-09 | 삼성전자주식회사 | Etching method of thin film |
US8207063B2 (en) * | 2007-01-26 | 2012-06-26 | Eastman Kodak Company | Process for atomic layer deposition |
TWI478347B (en) * | 2007-02-09 | 2015-03-21 | Idemitsu Kosan Co | A thin film transistor, a thin film transistor substrate, and an image display device, and an image display device, and a semiconductor device |
KR100858088B1 (en) | 2007-02-28 | 2008-09-10 | 삼성전자주식회사 | Thin Film Transistor and method of manufacturing the same |
KR100851215B1 (en) | 2007-03-14 | 2008-08-07 | 삼성에스디아이 주식회사 | Thin film transistor and organic light-emitting dislplay device having the thin film transistor |
JP5197058B2 (en) * | 2007-04-09 | 2013-05-15 | キヤノン株式会社 | Light emitting device and manufacturing method thereof |
WO2008126879A1 (en) * | 2007-04-09 | 2008-10-23 | Canon Kabushiki Kaisha | Light-emitting apparatus and production method thereof |
US7795613B2 (en) | 2007-04-17 | 2010-09-14 | Toppan Printing Co., Ltd. | Structure with transistor |
KR101325053B1 (en) | 2007-04-18 | 2013-11-05 | 삼성디스플레이 주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR20080094300A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same and flat panel display comprising the same |
KR101334181B1 (en) | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
WO2008133345A1 (en) * | 2007-04-25 | 2008-11-06 | Canon Kabushiki Kaisha | Oxynitride semiconductor |
JP5044273B2 (en) * | 2007-04-27 | 2012-10-10 | 三菱電機株式会社 | Thin film transistor array substrate, manufacturing method thereof, and display device |
KR101345376B1 (en) | 2007-05-29 | 2013-12-24 | 삼성전자주식회사 | Fabrication method of ZnO family Thin film transistor |
KR101092483B1 (en) * | 2007-05-31 | 2011-12-13 | 캐논 가부시끼가이샤 | Manufacturing method of thin film transistor using oxide semiconductor |
JP4462293B2 (en) * | 2007-06-01 | 2010-05-12 | エプソンイメージングデバイス株式会社 | Liquid crystal display device, electronic apparatus and method for controlling brightness of illumination means of liquid crystal display device |
US7935964B2 (en) * | 2007-06-19 | 2011-05-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US8921858B2 (en) * | 2007-06-29 | 2014-12-30 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device |
US8354674B2 (en) | 2007-06-29 | 2013-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device wherein a property of a first semiconductor layer is different from a property of a second semiconductor layer |
KR20090002841A (en) * | 2007-07-04 | 2009-01-09 | 삼성전자주식회사 | Oxide semiconductor, thin film transistor comprising the same and manufacturing method |
KR101270172B1 (en) * | 2007-08-29 | 2013-05-31 | 삼성전자주식회사 | Oxide thin film transistor and manufacturing method for the same |
JP5388500B2 (en) * | 2007-08-30 | 2014-01-15 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US8349671B2 (en) * | 2007-09-03 | 2013-01-08 | Semiconductor Energy Laboratory Co., Ltd. | Methods for manufacturing thin film transistor and display device |
US7972898B2 (en) | 2007-09-26 | 2011-07-05 | Eastman Kodak Company | Process for making doped zinc oxide |
JP5213421B2 (en) | 2007-12-04 | 2013-06-19 | キヤノン株式会社 | Oxide semiconductor thin film transistor |
US8426937B2 (en) * | 2007-12-11 | 2013-04-23 | Sony Corporation | Light sensor and display |
US20110006297A1 (en) * | 2007-12-12 | 2011-01-13 | Idemitsu Kosan Co., Ltd. | Patterned crystalline semiconductor thin film, method for producing thin film transistor and field effect transistor |
KR101518091B1 (en) * | 2007-12-13 | 2015-05-06 | 이데미쓰 고산 가부시키가이샤 | Field effect transistor using oxide semiconductor and method for manufacturing the same |
JP5215158B2 (en) * | 2007-12-17 | 2013-06-19 | 富士フイルム株式会社 | Inorganic crystalline alignment film, method for manufacturing the same, and semiconductor device |
KR20090069806A (en) * | 2007-12-26 | 2009-07-01 | 삼성전자주식회사 | Display substrate, display device comprising the same and method of manufacturing a display substrate |
US20100295042A1 (en) * | 2008-01-23 | 2010-11-25 | Idemitsu Kosan Co., Ltd. | Field-effect transistor, method for manufacturing field-effect transistor, display device using field-effect transistor, and semiconductor device |
JP4626659B2 (en) * | 2008-03-13 | 2011-02-09 | ソニー株式会社 | Display device |
JP2009267399A (en) * | 2008-04-04 | 2009-11-12 | Fujifilm Corp | Semiconductor device, manufacturing method therefor, display device, and manufacturing method therefor |
KR101461127B1 (en) * | 2008-05-13 | 2014-11-14 | 삼성디스플레이 주식회사 | Semiconductor device and method for manufacturing the same |
KR100982311B1 (en) * | 2008-05-26 | 2010-09-15 | 삼성모바일디스플레이주식회사 | Thin film transistor, fabricating method for the same, and organic light emitting diode display device comprising the same |
JP5234333B2 (en) * | 2008-05-28 | 2013-07-10 | Nltテクノロジー株式会社 | Gate line driving circuit, active matrix substrate, and liquid crystal display device |
KR100958006B1 (en) * | 2008-06-18 | 2010-05-17 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
KR100963027B1 (en) * | 2008-06-30 | 2010-06-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
KR100963026B1 (en) * | 2008-06-30 | 2010-06-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
JP5511157B2 (en) | 2008-07-03 | 2014-06-04 | キヤノン株式会社 | Luminescent display device |
KR100963104B1 (en) * | 2008-07-08 | 2010-06-14 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
TWI469354B (en) * | 2008-07-31 | 2015-01-11 | Semiconductor Energy Lab | Semiconductor device and method for manufacturing the same |
KR100975204B1 (en) * | 2008-08-04 | 2010-08-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
JP5216716B2 (en) * | 2008-08-20 | 2013-06-19 | 株式会社半導体エネルギー研究所 | Light emitting device and manufacturing method thereof |
US9082857B2 (en) * | 2008-09-01 | 2015-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising an oxide semiconductor layer |
JP5627071B2 (en) * | 2008-09-01 | 2014-11-19 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR101489652B1 (en) * | 2008-09-02 | 2015-02-06 | 삼성디스플레이 주식회사 | Thin film transistor array substrate and method of fabricating the same |
JP5207885B2 (en) * | 2008-09-03 | 2013-06-12 | キヤノン株式会社 | Pixel circuit, light emitting display device and driving method thereof |
US9306078B2 (en) * | 2008-09-08 | 2016-04-05 | Cbrite Inc. | Stable amorphous metal oxide semiconductor |
CN102150191B (en) * | 2008-09-12 | 2013-07-24 | 株式会社半导体能源研究所 | Display device |
WO2010029865A1 (en) * | 2008-09-12 | 2010-03-18 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
JP4623179B2 (en) * | 2008-09-18 | 2011-02-02 | ソニー株式会社 | Thin film transistor and manufacturing method thereof |
KR102413263B1 (en) * | 2008-09-19 | 2022-06-27 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR102246123B1 (en) * | 2008-09-19 | 2021-04-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
EP2172977A1 (en) * | 2008-10-03 | 2010-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
KR20160113329A (en) | 2008-10-03 | 2016-09-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
JP5451280B2 (en) * | 2008-10-09 | 2014-03-26 | キヤノン株式会社 | Wurtzite crystal growth substrate, manufacturing method thereof, and semiconductor device |
JP2011003522A (en) * | 2008-10-16 | 2011-01-06 | Semiconductor Energy Lab Co Ltd | Flexible light-emitting device, electronic equipment, and method of manufacturing flexible light-emitting device |
JP5361651B2 (en) * | 2008-10-22 | 2013-12-04 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
EP2180518B1 (en) * | 2008-10-24 | 2018-04-25 | Semiconductor Energy Laboratory Co, Ltd. | Method for manufacturing semiconductor device |
WO2010047288A1 (en) * | 2008-10-24 | 2010-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductordevice |
US8741702B2 (en) * | 2008-10-24 | 2014-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
JP5616012B2 (en) * | 2008-10-24 | 2014-10-29 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR101667909B1 (en) * | 2008-10-24 | 2016-10-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
CN103730509B (en) * | 2008-11-07 | 2018-03-30 | 株式会社半导体能源研究所 | Semiconductor devices |
KR20100062544A (en) | 2008-12-02 | 2010-06-10 | 삼성전자주식회사 | Thin film transistor substrate |
JPWO2010070832A1 (en) * | 2008-12-15 | 2012-05-24 | 出光興産株式会社 | Composite oxide sintered body and sputtering target comprising the same |
US8114720B2 (en) * | 2008-12-25 | 2012-02-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR101552975B1 (en) * | 2009-01-09 | 2015-09-15 | 삼성전자주식회사 | Oxide semiconductor and thin film transistor comprising the same |
KR101034686B1 (en) * | 2009-01-12 | 2011-05-16 | 삼성모바일디스플레이주식회사 | Organic light emitting display device and method of manufacturing the same |
KR101048996B1 (en) | 2009-01-12 | 2011-07-12 | 삼성모바일디스플레이주식회사 | Thin film transistor and flat panel display having same |
JP4923069B2 (en) * | 2009-01-14 | 2012-04-25 | 三菱電機株式会社 | Thin film transistor substrate and semiconductor device |
KR100993416B1 (en) * | 2009-01-20 | 2010-11-09 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
US7977151B2 (en) * | 2009-04-21 | 2011-07-12 | Cbrite Inc. | Double self-aligned metal oxide TFT |
JP5564331B2 (en) | 2009-05-29 | 2014-07-30 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
JP4415062B1 (en) * | 2009-06-22 | 2010-02-17 | 富士フイルム株式会社 | THIN FILM TRANSISTOR AND METHOD FOR PRODUCING THIN FILM TRANSISTOR |
WO2011010544A1 (en) * | 2009-07-18 | 2011-01-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
WO2011010542A1 (en) * | 2009-07-23 | 2011-01-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN102473734B (en) * | 2009-07-31 | 2015-08-12 | 株式会社半导体能源研究所 | Semiconductor device and manufacture method thereof |
JP2011066375A (en) | 2009-08-18 | 2011-03-31 | Fujifilm Corp | Amorphous oxide semiconductor material, field-effect transistor, and display device |
KR101506124B1 (en) * | 2009-09-04 | 2015-03-25 | 가부시끼가이샤 도시바 | Thin-film transistor and method for manufacturing the thin-film transistor |
EP3217435A1 (en) * | 2009-09-16 | 2017-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and display device |
KR101730347B1 (en) * | 2009-09-16 | 2017-04-27 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
JP2011066243A (en) * | 2009-09-17 | 2011-03-31 | Panasonic Corp | Method of forming crystalline silicon film, thin-film transistor using the same, and display device |
KR102399469B1 (en) | 2009-10-08 | 2022-05-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101499494B1 (en) * | 2009-10-30 | 2015-03-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Logic circuit and semiconductor device |
KR101073272B1 (en) * | 2009-11-04 | 2011-10-12 | 삼성모바일디스플레이주식회사 | Method of manufacturing organic light emitting display device |
KR101093424B1 (en) * | 2009-11-10 | 2011-12-14 | 삼성모바일디스플레이주식회사 | Organic light emitting display device and method for manufacturing the same |
KR101087506B1 (en) * | 2009-11-18 | 2011-11-29 | 한국과학기술연구원 | Transistor using derivative polymethylmethacrylate thin film as a gate insulator and a passivation layer and the fabrication method therof |
KR101097322B1 (en) * | 2009-12-15 | 2011-12-23 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and organic electroluminiscent device having the thin film transistor |
-
2010
- 2010-08-20 KR KR1020127009411A patent/KR101730347B1/en active IP Right Grant
- 2010-08-20 KR KR1020177010461A patent/KR20170046186A/en active Search and Examination
- 2010-08-20 KR KR1020137019003A patent/KR101470811B1/en active IP Right Grant
- 2010-08-20 KR KR1020187034167A patent/KR20180128990A/en not_active IP Right Cessation
- 2010-08-20 KR KR1020177031531A patent/KR101924321B1/en active IP Right Grant
- 2010-08-20 KR KR1020217012197A patent/KR20210048590A/en not_active Application Discontinuation
- 2010-08-20 KR KR1020237039965A patent/KR20230165355A/en not_active Application Discontinuation
- 2010-08-20 WO PCT/JP2010/064543 patent/WO2011033915A1/en active Application Filing
- 2010-08-20 KR KR1020227006353A patent/KR20220031135A/en not_active IP Right Cessation
- 2010-08-20 KR KR1020197031424A patent/KR102246529B1/en active IP Right Grant
- 2010-08-23 TW TW109114920A patent/TWI761829B/en active
- 2010-08-23 TW TW107144200A patent/TWI697126B/en active
- 2010-08-23 TW TW104132546A patent/TWI570934B/en active
- 2010-08-23 TW TW099128096A patent/TWI488305B/en not_active IP Right Cessation
- 2010-08-23 TW TW105135953A patent/TWI610446B/en active
- 2010-08-23 TW TW102126284A patent/TWI514579B/en active
- 2010-08-23 TW TW111112913A patent/TWI792969B/en active
- 2010-08-23 TW TW106135747A patent/TWI651858B/en active
- 2010-09-13 US US12/880,259 patent/US20110062433A1/en not_active Abandoned
- 2010-09-14 JP JP2010205011A patent/JP2011086921A/en not_active Withdrawn
-
2015
- 2015-09-03 JP JP2015173591A patent/JP2016026386A/en not_active Withdrawn
-
2017
- 2017-06-02 JP JP2017109991A patent/JP2017152746A/en not_active Withdrawn
-
2018
- 2018-05-08 US US15/973,835 patent/US11211499B2/en active Active
- 2018-10-02 JP JP2018187615A patent/JP6758354B2/en active Active
-
2020
- 2020-09-01 JP JP2020146728A patent/JP2020194983A/en not_active Withdrawn
-
2021
- 2021-04-06 US US17/223,278 patent/US11183597B2/en active Active
- 2021-08-16 US US17/402,722 patent/US11791417B2/en active Active
- 2021-11-24 JP JP2021190059A patent/JP2022031780A/en not_active Withdrawn
-
2023
- 2023-10-03 US US18/376,024 patent/US20240030353A1/en active Pending
- 2023-10-30 JP JP2023185323A patent/JP2024016108A/en active Pending
- 2023-10-31 JP JP2023186247A patent/JP2024020259A/en active Pending
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11183597B2 (en) | Semiconductor device and manufacturing method thereof | |
US9537012B2 (en) | Semiconductor device with oxide semiconductor layer | |
US8890158B2 (en) | Semiconductor device | |
JP2010170108A (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |