KR940027104A - 트랜지스터 제조방법 - Google Patents
트랜지스터 제조방법 Download PDFInfo
- Publication number
- KR940027104A KR940027104A KR1019930008297A KR930008297A KR940027104A KR 940027104 A KR940027104 A KR 940027104A KR 1019930008297 A KR1019930008297 A KR 1019930008297A KR 930008297 A KR930008297 A KR 930008297A KR 940027104 A KR940027104 A KR 940027104A
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- conductive
- source
- photoresist
- gate
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 5
- 125000006850 spacer group Chemical group 0.000 claims abstract 8
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract 7
- 239000012535 impurity Substances 0.000 claims abstract 5
- 238000000034 method Methods 0.000 claims abstract 4
- 239000004065 semiconductor Substances 0.000 claims abstract 2
- 239000000758 substrate Substances 0.000 claims abstract 2
- 238000001312 dry etching Methods 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 150000002500 ions Chemical class 0.000 abstract 2
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
본 발명은 비대칭형 트랜지스터 제조방법에 관한 것으로, 딥서브미크론 MOSFET의 숏채널 효과와 핫캐리어 신뢰성을 동시에 해결하기 위해 소오스와 드레인에 반대도전형의 불순물 이온을 주입하여 비대층구조의 트랜지스터를 형성한다.
본 발명은 제1도전형의 반도체 기판(11)에 게이트 절연막(12), 게이트전극(13), 저농도의 제2도전형 소오스/드레인 영역(14), 게이트 측벽 스페이서(15) 및 고농도의 제2도전형 소오스/드레인 영역(16)으로 이루어진 통상의 LDD구조의 트랜지스터를 형성하는 공정과, 상기 트랜지스터 전면에 포토레지스트(17)를 도포한후 상기 소오스 영역측의 게이트 측벽 스페이서(15) 부위를 선택적으로 노출시키는 공정, 상기 노출된 소오스 영역측의 게이트 측벽 스페이서를 제거하는 공정, 및 상기 결과물에 제1도전형 불순물을 이온주입하여 제1도전형 불순물영역(18)을 형성하는 공정을 포함하는 것을 특징으로 하는 트랜지스터 제조방법을 제공함으로써 전기적 특성 및 신뢰성이 우수한 MOSFET의 실현을 가능하게 한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제5도는 본 발명의 트랜지스터 제조방법을 도시한 도면.
Claims (3)
- 제1도전형의 반도체 기판(11)에 게이트 절연막(12), 게이트전극(13, 저농도의 제2도전형 소오스/드레인 영역(14), 게이트 측벽 스페이서(15) 및 고농도의 제2도전형 소오스/드레인 영역(16)으로 이루어진 통상의 LDD구조의 트랜지스터를 형성하는 공정과, 상기 트랜지스터 전면에 포토레지스트(17)를 도포한후 상기 소오스 영역측의 게이트 측벽 스페이서(15) 부위를 선택적으로 노출시키는 공정, 상기 노출된 소오스 영역측의 게이트 측벽 스페이서를 제거하는 공정, 및 상기 결과물에 제1도전형 불순물을 이온주입하여 제1도전형 불순물영역(18)을 형성하는 공정을 포함하는 것을 특징으로 하는 트랜지스터 제조방법.
- 제1항에 있어서, 상기 포토레지스트(17)는 3중(Tri-level) 포토레지스트임을 특징으로 하는 트랜지스터 제조방법.
- 제1항에 있어서, 상기 소오스 영역측의 게이트 측벽 스페이서(15) 부위를 선택적으로 노출시키는 공정은 상기 트랜지스터 전면에 포토레지시트(17)를 도포한후, 가장 상층의 포토레지스트를 소오스측 게이트 측벽 스페이서를 노출시키기 위한 패턴으로 패터닝한 다음 상기 게이트 전극(13)을 식각종점으로 이용하여 하층의 포토레지스트를 건식식각하는 공정임을 특징으로 하는 트랜지스터 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR93008297A KR960014718B1 (en) | 1993-05-14 | 1993-05-14 | Method of manufacturing transistor |
US08/134,376 US5364807A (en) | 1993-05-14 | 1993-10-12 | Method for fabricating LDD transitor utilizing halo implant |
JP30970693A JP3640406B2 (ja) | 1993-05-14 | 1993-11-17 | トランジスタの製造方法 |
DE4344285A DE4344285B4 (de) | 1993-05-14 | 1993-12-23 | Verfahren zur Herstellung eines Transistors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR93008297A KR960014718B1 (en) | 1993-05-14 | 1993-05-14 | Method of manufacturing transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR940027104A true KR940027104A (ko) | 1994-12-10 |
KR960014718B1 KR960014718B1 (en) | 1996-10-19 |
Family
ID=19355404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR93008297A KR960014718B1 (en) | 1993-05-14 | 1993-05-14 | Method of manufacturing transistor |
Country Status (4)
Country | Link |
---|---|
US (1) | US5364807A (ko) |
JP (1) | JP3640406B2 (ko) |
KR (1) | KR960014718B1 (ko) |
DE (1) | DE4344285B4 (ko) |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3221766B2 (ja) * | 1993-04-23 | 2001-10-22 | 三菱電機株式会社 | 電界効果トランジスタの製造方法 |
JP2949404B2 (ja) * | 1993-05-20 | 1999-09-13 | エルジイ・セミコン・カンパニイ・リミテッド | 薄膜トランジスタ及びその製造方法 |
US5650340A (en) * | 1994-08-18 | 1997-07-22 | Sun Microsystems, Inc. | Method of making asymmetric low power MOS devices |
KR0137815B1 (ko) * | 1994-12-16 | 1998-06-01 | 문정환 | 반도체 mosfet 제조방법 |
US5744372A (en) * | 1995-04-12 | 1998-04-28 | National Semiconductor Corporation | Fabrication of complementary field-effect transistors each having multi-part channel |
KR960042942A (ko) * | 1995-05-04 | 1996-12-21 | 빈센트 비.인그라시아 | 반도체 디바이스 형성 방법 |
US5597746A (en) * | 1995-08-09 | 1997-01-28 | Micron Technology, Inc. | Method of forming field effect transistors relative to a semiconductor substrate and field effect transistors produced according to the method |
US6127700A (en) * | 1995-09-12 | 2000-10-03 | National Semiconductor Corporation | Field-effect transistor having local threshold-adjust doping |
US5744840A (en) * | 1995-11-20 | 1998-04-28 | Ng; Kwok Kwok | Electrostatic protection devices for protecting semiconductor integrated circuitry |
US5705439A (en) * | 1996-04-22 | 1998-01-06 | Taiwan Semiconductor Manufacturing Company Ltd. | Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS |
US5672531A (en) * | 1996-07-17 | 1997-09-30 | Advanced Micro Devices, Inc. | Method for fabrication of a non-symmetrical transistor |
US5874340A (en) * | 1996-07-17 | 1999-02-23 | Advanced Micro Devices, Inc. | Method for fabrication of a non-symmetrical transistor with sequentially formed gate electrode sidewalls |
US5811338A (en) * | 1996-08-09 | 1998-09-22 | Micron Technology, Inc. | Method of making an asymmetric transistor |
US5759897A (en) * | 1996-09-03 | 1998-06-02 | Advanced Micro Devices, Inc. | Method of making an asymmetrical transistor with lightly and heavily doped drain regions and ultra-heavily doped source region |
US6051471A (en) * | 1996-09-03 | 2000-04-18 | Advanced Micro Devices, Inc. | Method for making asymmetrical N-channel and symmetrical P-channel devices |
US5877050A (en) * | 1996-09-03 | 1999-03-02 | Advanced Micro Devices, Inc. | Method of making N-channel and P-channel devices using two tube anneals and two rapid thermal anneals |
US5677224A (en) | 1996-09-03 | 1997-10-14 | Advanced Micro Devices, Inc. | Method of making asymmetrical N-channel and P-channel devices |
US6160277A (en) * | 1996-10-28 | 2000-12-12 | Micron Technology, Inc. | Field effect transistor assemblies and transistor gate block stacks |
US5789298A (en) * | 1996-11-04 | 1998-08-04 | Advanced Micro Devices, Inc. | High performance mosfet structure having asymmetrical spacer formation and method of making the same |
US5834355A (en) * | 1996-12-31 | 1998-11-10 | Intel Corporation | Method for implanting halo structures using removable spacer |
US6027978A (en) * | 1997-01-28 | 2000-02-22 | Advanced Micro Devices, Inc. | Method of making an IGFET with a non-uniform lateral doping profile in the channel region |
US5899719A (en) * | 1997-02-14 | 1999-05-04 | United Semiconductor Corporation | Sub-micron MOSFET |
US5923982A (en) * | 1997-04-21 | 1999-07-13 | Advanced Micro Devices, Inc. | Method of making asymmetrical transistor with lightly and heavily doped drain regions and ultra-heavily doped source region using two source/drain implant steps |
US5763312A (en) * | 1997-05-05 | 1998-06-09 | Vanguard International Semiconductor Corporation | Method of fabricating LDD spacers in MOS devices with double spacers and device manufactured thereby |
US5736446A (en) * | 1997-05-21 | 1998-04-07 | Powerchip Semiconductor Corp. | Method of fabricating a MOS device having a gate-side air-gap structure |
US6004849A (en) * | 1997-08-15 | 1999-12-21 | Advanced Micro Devices, Inc. | Method of making an asymmetrical IGFET with a silicide contact on the drain without a silicide contact on the source |
US5904529A (en) * | 1997-08-25 | 1999-05-18 | Advanced Micro Devices, Inc. | Method of making an asymmetrical IGFET and providing a field dielectric between active regions of a semiconductor substrate |
US6096588A (en) * | 1997-11-01 | 2000-08-01 | Advanced Micro Devices, Inc. | Method of making transistor with selectively doped channel region for threshold voltage control |
US6153477A (en) * | 1998-04-14 | 2000-11-28 | Advanced Micro Devices, Inc. | Ultra short transistor channel length formed using a gate dielectric having a relatively high dielectric constant |
US6087219A (en) * | 1998-06-19 | 2000-07-11 | Taiwan Semiconductor Manufacturing Company | Highly reliable flash memory structure with halo source |
US6255174B1 (en) * | 1999-06-15 | 2001-07-03 | Advanced Micro Devices, Inc. | Mos transistor with dual pocket implant |
US6686629B1 (en) * | 1999-08-18 | 2004-02-03 | International Business Machines Corporation | SOI MOSFETS exhibiting reduced floating-body effects |
US6797576B1 (en) | 2000-03-31 | 2004-09-28 | National Semiconductor Corporation | Fabrication of p-channel field-effect transistor for reducing junction capacitance |
US7145191B1 (en) | 2000-03-31 | 2006-12-05 | National Semiconductor Corporation | P-channel field-effect transistor with reduced junction capacitance |
US6548842B1 (en) | 2000-03-31 | 2003-04-15 | National Semiconductor Corporation | Field-effect transistor for alleviating short-channel effects |
US6566204B1 (en) | 2000-03-31 | 2003-05-20 | National Semiconductor Corporation | Use of mask shadowing and angled implantation in fabricating asymmetrical field-effect transistors |
US6518135B1 (en) | 2001-09-24 | 2003-02-11 | Integrated Device Technology, Inc. | Method for forming localized halo implant regions |
JP2004260132A (ja) * | 2003-02-05 | 2004-09-16 | Nec Electronics Corp | 半導体装置の製造方法 |
US7274076B2 (en) * | 2003-10-20 | 2007-09-25 | Micron Technology, Inc. | Threshold voltage adjustment for long channel transistors |
DE10352785A1 (de) | 2003-11-12 | 2005-06-02 | Infineon Technologies Ag | Speichertransistor und Speichereinheit mit asymmetrischem Kanaldotierbereich |
US7642574B2 (en) * | 2005-08-29 | 2010-01-05 | National Semiconductor Corporation | Semiconductor architecture having field-effect transistors especially suitable for analog applications |
US7419863B1 (en) | 2005-08-29 | 2008-09-02 | National Semiconductor Corporation | Fabrication of semiconductor structure in which complementary field-effect transistors each have hypoabrupt body dopant distribution below at least one source/drain zone |
US7838369B2 (en) * | 2005-08-29 | 2010-11-23 | National Semiconductor Corporation | Fabrication of semiconductor architecture having field-effect transistors especially suitable for analog applications |
US8822293B2 (en) * | 2008-03-13 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned halo/pocket implantation for reducing leakage and source/drain resistance in MOS devices |
JP5856827B2 (ja) | 2010-12-09 | 2016-02-10 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US8513773B2 (en) | 2011-02-02 | 2013-08-20 | Semiconductor Energy Laboratory Co., Ltd. | Capacitor and semiconductor device including dielectric and N-type semiconductor |
US9001564B2 (en) | 2011-06-29 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
US9231102B2 (en) * | 2013-08-29 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company Limited | Asymmetric semiconductor device |
CN106876460B (zh) * | 2015-12-11 | 2019-11-01 | 中芯国际集成电路制造(上海)有限公司 | 具有不对称结构的晶体管的形成方法 |
JP2018125518A (ja) * | 2017-02-03 | 2018-08-09 | ソニーセミコンダクタソリューションズ株式会社 | トランジスタ、製造方法 |
US20200220013A1 (en) * | 2018-12-19 | 2020-07-09 | Xia Tai Xin Semiconductor (Qing Dao) Ltd. | Semiconductor structure and method of forming thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5671971A (en) * | 1979-11-16 | 1981-06-15 | Fujitsu Ltd | Mos integrated circuit system and preparation method thereof |
DD244853A1 (de) * | 1985-12-24 | 1987-04-15 | Erfurt Mikroelektronik | Mis-transistor und verfahren zu seiner herstellung |
DD279351A1 (de) * | 1989-01-02 | 1990-05-30 | Dresden Mikroelektronik | Verfahren zur herstellung von kurzkanaltransistoren |
USH986H (en) * | 1989-06-09 | 1991-11-05 | International Business Machines Corporation | Field effect-transistor with asymmetrical structure |
EP0416141A1 (de) * | 1989-09-04 | 1991-03-13 | Siemens Aktiengesellschaft | Verfahren zur Herstellung eines FET mit asymmetrisch angeordnetem Gate-Bereich |
JP2786307B2 (ja) * | 1990-04-19 | 1998-08-13 | 三菱電機株式会社 | 電界効果トランジスタ及びその製造方法 |
US5063172A (en) * | 1990-06-28 | 1991-11-05 | National Semiconductor Corporation | Manufacture of a split-gate EPROM cell using polysilicon spacers |
JPH04115538A (ja) * | 1990-09-05 | 1992-04-16 | Mitsubishi Electric Corp | 半導体装置 |
-
1993
- 1993-05-14 KR KR93008297A patent/KR960014718B1/ko not_active IP Right Cessation
- 1993-10-12 US US08/134,376 patent/US5364807A/en not_active Expired - Fee Related
- 1993-11-17 JP JP30970693A patent/JP3640406B2/ja not_active Expired - Lifetime
- 1993-12-23 DE DE4344285A patent/DE4344285B4/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE4344285B4 (de) | 2004-04-15 |
KR960014718B1 (en) | 1996-10-19 |
JPH06333942A (ja) | 1994-12-02 |
DE4344285A1 (de) | 1994-11-17 |
US5364807A (en) | 1994-11-15 |
JP3640406B2 (ja) | 2005-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940027104A (ko) | 트랜지스터 제조방법 | |
KR930005257A (ko) | 박막 전계효과 소자 및 그의 제조방법 | |
KR960024604A (ko) | 이중 채널 박막트랜지스터 및 그 제조방법 | |
KR960005896A (ko) | 박막트랜지스터 제조방법 | |
KR980006542A (ko) | 반도체소자 제조방법 | |
KR970072204A (ko) | 적어도 하나의 mos 트랜지스터를 가지는 회로 장치 및 그것의 제조방법 | |
KR950021786A (ko) | 모스펫(mosfet) 및 그 제조방법 | |
KR960006045A (ko) | 반도체장치의 제조방법 | |
KR970077357A (ko) | 모스(mos) 트랜지스터의 제조방법 | |
KR970023894A (ko) | 박막트랜지스터 제조방법 | |
KR960026450A (ko) | 반도체 소자의 mosfet 제조 방법 | |
KR960039443A (ko) | 비휘발성 반도체 메모리장치 및 그 제조방법 | |
KR970053920A (ko) | 씨모스(cmos) 트랜지스터의 제조방법 | |
KR970008582A (ko) | 반도체 장치의 제조방법 | |
KR970024280A (ko) | 반도체장치의 게이트 스페이서 형성방법 | |
KR970003685A (ko) | 모스 전계 효과 트랜지스터의 제조 방법 | |
KR950025929A (ko) | 트랜지스터 제조방법 | |
KR980006482A (ko) | 반도체소자 및 그 제조방법 | |
KR970024292A (ko) | 고내압 트랜지스터 및 그 제조방법 | |
KR960035916A (ko) | 반도체 소자 제조방법 | |
KR930001457A (ko) | 모스 트랜지스터 및 그 제조방법 | |
KR970030890A (ko) | 모스형 전계효과트랜지스터와 그 제조방법 | |
KR960002702A (ko) | 모스펫 및 그 제조방법 | |
KR950024331A (ko) | 반도체 소자 제조방법 | |
KR950007091A (ko) | 트랜지스터의 구조 및 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20050923 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |