USH986H - Field effect-transistor with asymmetrical structure - Google Patents

Field effect-transistor with asymmetrical structure Download PDF

Info

Publication number
USH986H
USH986H US07363747 US36374789A USH986H US H986 H USH986 H US H986H US 07363747 US07363747 US 07363747 US 36374789 A US36374789 A US 36374789A US H986 H USH986 H US H986H
Authority
US
Grant status
Grant
Patent type
Prior art keywords
region
substrate
gate electrode
forming
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US07363747
Inventor
Christopher F. Codella
Nivo Rovedo
Seiki Ogura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66659Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/28132Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects conducting part of electrode is difined by a sidewall spacer or a similar technique, e.g. oxidation under mask, plating
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1041Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
    • H01L29/1045Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface the doping structure being parallel to the channel length, e.g. DMOS like
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107Substrate region of field-effect devices
    • H01L29/1075Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1083Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs

Abstract

A field effect transistor of asymmetrical structure comprises: a semiconductor substrate of first conductivity type; source and drain regions of second conductivity type disposed in a surface of the substrate and spaced apart by a channel region; and a single, lightly doped extension of the drain region into the channel, the extension being of the second conductivity type and of a lower dopant concentration than the drain region. The transistor can further beneficially comprise a halo region of the first conductivity type in the substrate generally surrounding only the source region.

Description

The present invention relates generally to semiconductor devices and more particularly to a field effect transistor (FET) having asymmetrical sourcedrain regions and a method of manufacturing the same.

BACKGROUND OF THE INVENTION

Current efforts towards decreasing the size of transistor devices have resulted in attempts to fabricate FETs having increasingly shorter channel lengths. As FET channels approach the micron and submicron range, however, the resulting devices exhibit undesirable operating characteristics. These undesirable characteristics include, but are not limited to: 1) decreased breakdown voltage, 2) decreased punch-through voltage, 3) degraded threshold voltage control, and 4) hot-electron induced degradation.

Responsive to the above-described problems, various changes have been made to the FET structures particularly to the source and drain region structures proximate the device channel. U.S. Pat. No. 4,366,613 to Ogura et al., assigned to the assignee of the present invention, shows the use of a lightly doped drain (LDD) structure for increasing the breakdown voltage and inhibiting hot-electron induced degradation in short channel devices. This LDD structure consists of lightly doped extensions of the source and drain regions, of same conductivity type as the source and drain regions, into the channel region.

"A Half-Micron MOSFET Using Double Implanted LDD", by S. Ogura et al., 1982 IEDM Technical Digest, page 718, shows an FET including pockets (or "halos") surrounding the LDD drain and source extensions in the vicinity of the device channel, these pockets being of opposite conductivity type to the LDD extensions. Similar halos are shown in U.S. Pat. No. 4,636,822 to Codella et al., assigned to the assignee of the present invention, and in U.S. Pat. No. 4,597,824 to Shinada et al. In operation, these halos function to reduce undesirable short channel effects, including decreased threshold voltage and decreased punchthrough voltage.

Japanese Kokai No. 58-194,367 shows an FET including both LDD source and drain extensions, and a single pocket surrounding the source LDD extension. A process is shown for forming the device, the process requiring at least one highly accurate photolithographic masking step.

Japanese Kokak No. 58-115,863 shows an FET including a buried, high-dopant concentration region underlying the source and drain region, and at least one pocket surrounding the drain region, or pockets surrounding both the source and drain region.

As discussed above, the shortening of the FET channels, and the providing of subsequently smaller, more densely packed devices comprises a priority in the field. This is evidenced by the above-described publications directed to just such ends. Such accomplishments, particularly when achieved without the concomitantly expected degradations in operating performance, provide a significant contribution to the art.

An object of the present invention is to provide a new and improved FET and a method of fabricating the same.

Another object of the present invention is to provide such a FET having a sub-micron gate length and improved operating characteristics relative to the prior art.

A further object of the present invention is to provide a method for fabricating the above-described FET having a sub-micron gate length and an asymmetrical structure in the FET channel region.

In accordance with one aspect of the present invention there is provided a field effect transistor of asymmetrical structure comprising: a semiconductor substrate of first conductivity type; source and drain regions of second conductivity type disposed in a surface of the substrate and spaced apart by a channel region; and a single, lightly doped extension of the drain region into the channel, the extension being of the second conductivity type and of a lower dopant concentration than the drain region.

In accordance with another aspect of the invention there is provided a field effect transistor of asymmetrical structure comprising: a semiconductor substrate of first conductivity type; source and drain regions of second conductivity type disposed in a surface of the substrate and spaced apart by a channel region; a single halo region generally surrounding the source region in the substrate, the halo region of the first conductivity type and of a higher dopant concentration than the substrate; and a single lightly doped extension of the drain region into the channel, the extension being of the second conductivity type and of a lower dopant concentration than the drain region.

In accordance with another aspect of the invention there is provided a method of forming a field effect transistor, comprising the steps of: providing a semiconductor substrate of first conductivity type; forming source and drain regions of second conductivity type in a surface of the substrate and spaced apart by a channel region; and forming a single, lightly doped extension of the drain region into the channel, the extension being of the second conductivity type and of a lower dopant concentration than the drain region.

In accordance with yet another aspect of the present invention, there is provided a method of forming a field effect transistor, comprising the steps of: providing a semiconductor substrate of first conductivity type; forming a generally conformal layer of gate electrode material over the device region; forming a mask over the layer of gate electrode material, the mask including a generally vertical edge situated over the substrate; forming a first device region in a portion of the substrate self-aligned with the mask; using the mask to define a gate electrode from the layer of gate electrode material while exposing a previously masked portion of the substrate adjoining the gate electrode; and forming a second device region in the newly exposed portion of the substrate self-aligned with the gate electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects, features, and advantages of the present invention will become apparent from a consideration of the following detailed description of the invention when read in conjunction with the drawing Figures, in which:

FIG. 1 is a cross-sectional view of an insulated gate (IG) FET constructed in accordance with the present invention;

FIGS. 2A-2F are cross-sectional views showing successive steps in a method of constructing the IGFET of FIG. 1; and

FIGS. 3A-3F are cross-sectional views showing successive steps in a second method of constructing an IGFET in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to the drawings, FIG. 1 shows an IGFET 10 fabricated on a a substrate 12 of P- silicon semiconductor material. As used herein, "P" and "N" refer to semiconductor doping types, while "+" and "-" are used as appropriate to describe relative doping concentrations.

IGFET 10 includes heavily doped N+ source and drain regions, 14 and 16, respectively, disposed in the surface of substrate 12 and spaced by a channel portion 18 of the substrate. A gate structure 20 is situated on the surface of substrate 12, generally spanning source and drain regions 14, 16, and overlying channel region 18. Gate structure 20 includes an electrode 22 of conductive material, preferably doped polysilicon or a metal such as an aluminum-copper alloy, the electrode being spaced from the surface of substrate 12 by a thin layer 24 of silicon dioxide (SiO2). Gate electrode 22 is of a length L, as described in further detail below, that may beneficially be shorter than 1 micron Channel region 18 can include a threshold adjustment implant (not shown) in a manner well understood in the art.

In the embodiment shown, gate structure 20 further includes sidewalls 26A, 26B of an insulating material, preferably silicon nitride (Si3 N4). Sidewalls 24A, 24B are used both in the formation of the device source and drain regions in the manner described below, and as insulators in the subsequent metallization (not shown) of IGFET 10.

In accordance with one aspect of the present invention, IGFET 10 includes further structural features making the device asymmetrical proximate channel region 18 underneath gate structure 20. More specifically, an N-, lightly doped extension (or tip) region 28 extends from the edge of N+ drain region 16, underneath sidewall 26B and just past the right-most edge of gate electrode 22. Extension 28 is of a lower dopant concentration and lesser depth into substrate 12 than is drain region. It is an important feature of the present invention that extension 28 is formed only on drain region 16, and not symmetrically on source region 14 as is commonly taught in the art.

A further important feature of the present invention is the inclusion of a single P+ halo, or pocket region 30 extending from channel 18 beneath gate electrode 22 and surrounding source region 14. Again, it is important to note that IGFET 10 includes only the single halo 30 surrounding the source region 14, and no symmetrical halo surrounding drain region 16 as is taught conventionally in the art.

In operation, extension region 28 of drain 16 functions to increase the device breakdown voltage and reduce the hot carrier effects, while the exclusion of the symmetrical extension from the source region avoids a high series resistance and accompanying drawbacks associated therewith. Additionally, it has been discovered that the inclusion of halo region 30 about source region 14 functions to reduce short channel threshold voltage fall-off, and also to inhibit device punch-through. Because no halo is formed surrounding drain region 16, the present invention avoids disadvantages of decreased breakdown voltage and increased device capacitance associated therewith.

Analysis of IGFET 10 as described above shows that the device can be operated with a channel length L in the range of 0.10-0.20, microns while exhibiting greatly improved operating characteristics relative to prior art devices attempting to achieve this same dimension.

It will be noted at this point that, while IGFET 10 has been described as including two asymmetrical features, i.e. halo 30 about source 14 and extension 28 with drain 16, either of these features may be utilized singly to improve the operating characteristics of the devices. Further, while the invention has so far been described with respect to an N-channel, enhancement mode device, through the appropriate adjustment of conductivity types and concentrations, it is equally applicable to P-channel enhancement mode devices, and to both N- and P-channel depletion mode devices.

Referring now to the series of FIGS. 2A-2E, a method of forming an asymmetrical FET device of the type shown in FIG. 1 is illustrated and described. It is noted at this point that the formation of IGFET 10 with a sub-micron channel length L requires extremely accurate alignment of the various device regions and structures. This accuracy is not typically available using conventional photolithographic techniques.

Referring now to FIG. 2A, a portion 40 of a P-, silicon semiconductor substrate is provided for supporting the formation of an FET device. A layer 42 of oxide (SiO2) is formed over the upper surface of substrate 40, layer 42 including a relatively thin gate oxide region 42A bounded by relatively thicker, electrically isolating field oxide regions 42B, 42C. Oxide layer 42 is formed by known, conventional techniques. Gate oxide region 42A has a thickness, for example, in the range of about 100-200 Angstroms.

A layer 44 of polysilicon is formed over oxide layer 42, for example to a thickness of about 3,000 Angstroms. Polysilicon layer 44 can be formed by a conventional chemical vapor deposition (CVD) process, and is either formed in situ doped, or subsequently doped by ion implantation (I/I) to a concentration in the range of about 1×1020 atoms/cm3. A thin layer 46 of SiO2, for example in the range of 400 Angstroms, is formed on the upper surface of polysilicon layer 44. Oxide layer 46 can be formed, for example, by a conventional process of thermal oxidation or chemical vapor deposition.

Continuing to describe FIG. 2A, a mask 48 of photoresist material is formed so as to include a substantially vertical edge 48A generally centered over the surface of gate oxide region 42A. Mask 48 is formed using conventional photolithographic techniques of blanket deposition of a photoresist material (a single or multilayer photoresist structure can be used), and exposure and development of the resist to form the mask. It should be noted that the positioning of edge 48A, a step not critical to the subsequent formation of a FET device, is the only step in the device formation which is not self-aligned to other device features.

Subsequent to the formation of mask 48, a vertical sidewall 50 of insulating material, preferably plasma deposited Si3 N4, is formed over edge 48A. Sidewall 50 is formed, for example by a conventional process including the steps of: 1) forming a layer of Si3 N4 generally conformally over the surface of the device, and 2) etching the Si3 N4 layer with an anisotropic etch process to leave sidewall 50. An appropriate etch process would include a reactive ion etch (RIE) with a plasma selective to Si3 N4, for example CHF3 or CF4 /H2. The thickness, T1, of sidewall 50 can be very accurately controlled by controlling the thickness of the conformal layer of Si3 N4.

To obtain the structure shown in FIG. 2B, the exposed portions of oxide layer 46 and the subsequently exposed portions of underlying polysilicon layer 44 are sequentially removed. It is desired to leave vertical edges subsequent to the removal of these layer portions, and hence the use of an anisotropic RIE process is preferred. Exposed portions of oxide layer 46 are removed, for example, using a RIE process with a CF4 plasma. Subsequently exposed portions of polysilicon layer 44 are then removed, for example, using a RIE process with a Cl2 plasma. This Cl2 plasma is effectively stopped by oxide layer 42.

P+ ions (not shown) are implanted into the portion of substrate 40 framed between field oxide region 42B and sidewall 50, using the field oxide, sidewall, and mask 48 as the I/I mask. This I/I is performed, for example, using boron ions, and with a power and dopant concentration sufficient to form a P+ halo region 52 to a depth greater than a subsequently formed source region. A second I/I is then performed with N+ ions, for example of phosphorus or arsenic, to form an N+ source region 54 within halo region 52. This second I/I uses the same mask as that used to form halo region 52. It will be understood that the relative order of forming these halo and source regions can be reversed.

A protective layer 60 of SiO2 is deposited conformally over the device, to a thickness of about 800 Angstroms.

To form the structure of FIG. 2C, a planarized layer 61 of resist material is formed over those portions of the device not covered by mask 48. Resist layer 61 is formed by the conventional process of spinning on a layer (not shown) of resist to a thickness greater than that of mask 48. As is known in the art, this spinning process results a resist layer having a relatively planar upper surface. This relatively planar layer of resist is then thinned, for example using a RIE process with an oxygen plasma, to a thickness slightly less than that of mask 48. This thinning process results in the higher regions of oxide layer 60 (i.e. those regions covering the upper surface of mask 48 and sidewall 50) being exposed.

To obtain the structure shown in FIG. 2D, appropriate etchants are used to remove first the exposed regions of oxide layer 60, and next the resist materials including layer 61 and mask 48. For example, an HF solution can be used to remove the exposed portions of oxide layer 60, while an oxygen plasma can be used to remove the resist materials. The resulting device includes a narrow, vertical structure 64, defined by sidewall 50 and the adjoining vertical portion 65 of oxide layer 60.

To form the structure shown in FIG. 2E, nitride sidewall 50 is used as a mask for a directional etch of first the exposed region of oxide layer 46, then the exposed region of polysilicon layer 44. Oxide layer 46 can be etched, for example, using a RIE process with a CF4 plasma, which will also reduce the thickness of oxide layer 60. Polysilicon layer 44 can be etched, for example, with a RIE process using a Cl2 plasma. Sidewall 50 is then removed using an appropriate etch, such as H3 PO4. The remaining, free-standing vertical portion 65 of oxide layer 60 is removed using a mild 50:1 solution of HF. Because vertical extension 65 of oxide layer 60 is free-standing, the HF solution will etch the extension bi-directionally, removing the extension while leaving a thickness of the remaining portion of layer 60. The result of these etching steps is the definition of a polysilicon gate electrode 62.

An I/I is performed in the surface of substrate 12, so as to form a relatively shallow, relatively lightly doped N- region 64 extending between gate electrode 62 and field oxide region 42C. This I/I is performed using field oxide regions 42B, 42C, and gate electrode 62 as an I/I mask. It will be appreciated that this relatively light, shallow I/I has no appreciable affect on the heavily doped source region 54 or the heavily doped, deeper halo region 52.

Referring now to FIG. 2F, sidewalls 66A, 66B of insulating material, preferably SiO2, are formed on the vertical edges of gate electrode 62. Sidewalls 66A, 66B are formed by a conventional process of blanket depositing a thick layer of oxide (not shown) conformally over the device, then anisotropically etching the thick layer with an appropriate RIE process, for example using a CHF3 plasma. The thickness T2 of sidewalls 66A, 66B can be very accurately controlled by controlling the thickness of the conformal layer of oxide.

Subsequent to the formation of sidewalls 66A, B, an I/I of N+ ions is performed, for example using arsenic, so as to form a drain region 68 in substrate between sidewall 66B and field oxide 42C. The power and dopant concentration of the I/I are selected so as to make drain region 68 relatively deeper and more highly doped than lightly doped extension 64. Sidewalls 66A, 66B, and field oxide regions 42B, 42C, function as masks for this I/I. It will be appreciated that the device area over source region 54 is left unmasked, this last I/I functioning beneficially to increase the concentration of the source region. The remaining exposed portions of oxide layers 46, 60 are subsequently stripped by an appropriate etchant, for example a 40:1 HF solution, to leave the structure shown in FIG. 2F.

The resultantly formed enhancement-mode, N channel IGFET 68 is identical to device 10 of FIG. 1 above.

Through a consideration of the above-described process steps, it will be appreciated that, by using sidewall 50 as a mask in forming halo region 52 and source region 54 (FIG. 2A), these two regions are self-aligned with each other and with subsequently defined gate electrode 62. In a similar manner, by using gate electrode 62 as a mask in forming lightly-doped extension region 64 (FIG. 2E), the extension region is self-aligned to the gate electrode. The use of sidewall 66B as a mask to form drain region 68 (FIG. 2F) makes the drain region self-aligned relative to both gate electrode 62 and extension region 64.

These self-aligned process steps comprise major features of the present invention, and provide the significant advantage of permitting the FET to be reliably and repeatedly formed with a channel length L of sub-micron dimension as described above. They further permit these accurate dimensions to be achieved while simultaneously providing an asymmetrical device having the improved operating characteristics as described with respect to FIG. 1 above.

Referring now to the series of FIGS. 3A-3D, a modified embodiment of the process of FIGS. 2A-2F is shown wherein it is desired to form the asymmetrical halo region 52 around source region 54. Like features are indicated by like reference numbers.

Referring now to FIG. 3A, a device structure substantially identical to that of FIG. 2A above is shown, one difference being that P+ halo region 52 has been implanted prior to the etching of layers 44 or 46 so as to be self-aligned to sidewall 50. The only other difference is the inclusion of an optional, CVD deposited layer 47 of polysilicon over oxide layer 46.

FIG. 3B shows resist mask 48 removed, while FIG. 3C is obtained by using sidewall 50 as a mask to etch the exposed portions of layers 47, 46, sequentially, and then removing the sidewall itself. These features are etched using appropriate processes as described above. It will be appreciated that polysilicon layer 47, which can also be used in the process of FIGS. 2A-2F described above, functions as an etch stop during the removal of resist mask 48.

To obtain the structure shown in FIG. 3D, the remaining, registered portions of layers 46, 47 are used as a mask in an anisotropic RIE process to remove the exposed portions of polysilicon layer 44. It will be understood that polysilicon layer portion 47 is also removed in this last etching step. This etching step is performed using the appropriate etch process described above, and results in the definition of gate electrode 62. A portion of oxide layer 46 remains on the upper surface of the gate electrode.

To obtain the structure of FIG. 3D, field oxide regions 42B, 42C, and gate electrode 62 with oxide cover 46, are used as a mask for an I/I. This I/I is performed with N+ ions to form highly doped N+ source and drain regions 54, 68, respectively. This I/I is performed such that source region 54 is relatively shallower than halo region 52. It will be appreciated that halo region 52 is self aligned to source region 54, and that the halo, source, and drain regions are all self-aligned to gate electrode 62.

To complete the desired FET structure, a layer 66 (shown in FIG. 3E) is formed conformally over the device, and subsequently etched to leave the FET structure 70 shown in FIG. 3F. FET 70 of FIG. 3E is substantially identical to FET 68 of FIG. 2F, with the exclusion of the LDD extension 64 included in the latter.

From a consideration of the above-described process steps, it will be appreciated that the processes of FIGS. series 2 and 3 each describe a method of fabricating an FET device wherein source and drain regions are self-aligned to a gate structure. The processes are capable of reliably and repeatedly forming FETs having sub-micron gate lengths, and can advantageously be used to form devices of asymmetrical structure.

There is thus provided a new and improved FET having a sub-micron channel length and exhibiting significantly improved operating characteristics relative to prior art devices. This operation is obtained through the use of an asymmetrical source and/or drain structure in the region of the device channel. Further provided is a new and improved method for forming a FET having the device source and drain regions self-aligned to the device gate. This process is particularly adaptable for use in the manufacture of an asymmetrical FET.

The present invention has application in the manufacture of semiconductor devices, and particular application in the manufacture of very large scale integration (VLSI) logic and memory circuits including IGFET devices.

While the present invention has been shown and described with respect to preferred embodiments, it will be appreciated that it is not so limited. Numerous modifications, changes and improvements will occur to those skilled in the art without departing from the spirit and scope of the invention.

Claims (12)

What is claimed is:
1. A method of forming a field effect transistor, comprising the steps of:
providing a semiconductor substrate of first conductivity type;
forming a generally conformal layer of gate electrode material over said substrate;
forming a mask over said layer of gate electrode material, said mask including a generally vertical edge situated over said substrate;
forming a halo region of said first conductivity type in said substrate self-aligned with said vertical edge of said mask;
forming a source region of said second conductivity type in said halo region;
using said mask to define a gate electrode from said layer of gate electrode material while exposing a previously masked portion of said substrate adjoining said gate electrode;
forming a lightly doped region of said second conductivity type in said substrate self-aligned with an edge of said gate electrode on a side of said gate electrode opposite said source region;
forming a sidewall of protective material on the side of said gate electrode overlying said lightly doped region; and
forming a drain region of said second conductivity type in said substrate using said gate electrode and said sidewall as a mask such that said lightly doped region extends said drain region under said sidewall;
said step of forming said source region performed before said steps of forming said lightly doped region and said sidewall so that said lightly doped region extends only said drain region under said sidewall.
2. A method in accordance with claim 1 wherein said steps of forming said first and second regions include implanting ions into said surface of said substrate.
3. A method in accordance with claim 1 wherein:
said steps of forming a mask includes forming a sidewall on said mask edge; and
said step of using said mask to define a gate electrode includes the step of using said sidewall to define said gate electrode.
4. A method in accordance with claim 1 and further including the step of forming a layer of insulating material intermediate said substrate and said layer of gate electrode material.
5. A field effect transistor of asymmetrical structure comprising:
a semiconductor substrate of first conductivity type;
source and drain regions of second conductivity type disclosed in a surface of said substrate and spaced apart by a channel region; and
a single, lightly doped extension of said drain region into said channel, said extension being of said second conductivity type and of a lower dopant concentration than said drain region.
6. The field effect transistor of claim 5 wherein said extension is proximate said surface of said substrate.
7. The field effect transistor of claim 6 and further including a gate electrode overlying said channel region and insulated from the surface of said channel region.
8. A field effect transistor of asymmetrical structure comprising:
a semiconductor substrate of first conductivity type;
source and drain regions of second conductivity type disposed in a surface of said substrate and spaced apart by a channel region;
a single halo region generally surrounding said source region in said substrate, said halo region of said first conductivity type and of a higher doping concentration than said substrate; and
a single lightly doped extension of said drain region into said channel, said extension being of said second conductivity type and of a lower dopant concentration than said drain region.
9. A field effect transistor in accordance with claim 8 wherein said extension is proximate said surface of said substrate.
10. A field effect transistor in accordance with claim 9 wherein said extension is of a shallower depth into said substrate than said drain region.
11. A field effect transistor in accordance with claim 8 and further including a gate electrode situated over said channel region and insulated from said channel region.
12. A field effect transistor in accordance with claim 11 wherein said gate electrode generally spans said channel to overlap said drain extension, said halo region, and said source region.
US07363747 1989-06-09 1989-06-09 Field effect-transistor with asymmetrical structure Abandoned USH986H (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07363747 USH986H (en) 1989-06-09 1989-06-09 Field effect-transistor with asymmetrical structure

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US07363747 USH986H (en) 1989-06-09 1989-06-09 Field effect-transistor with asymmetrical structure
CA 2011233 CA2011233A1 (en) 1989-06-09 1990-03-01 Field-effect-transistor with asymmetrical structure
EP19900480063 EP0402296A1 (en) 1989-06-09 1990-04-20 Field-effect-transistor with asymmetrical structure
JP14754790A JPH0323673A (en) 1989-06-09 1990-06-07 Field effect transistor having asymmetric structure and manufacture thereof

Publications (1)

Publication Number Publication Date
USH986H true USH986H (en) 1991-11-05

Family

ID=23431549

Family Applications (1)

Application Number Title Priority Date Filing Date
US07363747 Abandoned USH986H (en) 1989-06-09 1989-06-09 Field effect-transistor with asymmetrical structure

Country Status (4)

Country Link
US (1) USH986H (en)
EP (1) EP0402296A1 (en)
JP (1) JPH0323673A (en)
CA (1) CA2011233A1 (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5364807A (en) * 1993-05-14 1994-11-15 Goldstar Electron Co., Ltd. Method for fabricating LDD transitor utilizing halo implant
US5397715A (en) * 1993-10-21 1995-03-14 Micrel, Incorporated MOS transistor having increased gate-drain capacitance
US5510279A (en) * 1995-01-06 1996-04-23 United Microelectronics Corp. Method of fabricating an asymmetric lightly doped drain transistor device
US5545575A (en) * 1994-10-24 1996-08-13 Motorola, Inc. Method for manufacturing an insulated gate semiconductor device
US5573961A (en) * 1995-11-09 1996-11-12 Taiwan Semiconductor Manufacturing Company Ltd. Method of making a body contact for a MOSFET device fabricated in an SOI layer
US5578509A (en) * 1993-04-23 1996-11-26 Mitsubishi Denki Kabushiki Kaisha Method of making a field effect transistor
US5741736A (en) * 1995-05-04 1998-04-21 Motorola Inc. Process for forming a transistor with a nonuniformly doped channel
US5744372A (en) * 1995-04-12 1998-04-28 National Semiconductor Corporation Fabrication of complementary field-effect transistors each having multi-part channel
US5834810A (en) * 1996-10-17 1998-11-10 Mitsubishi Semiconductor America, Inc. Asymmetrical vertical lightly doped drain transistor and method of forming the same
WO1999057761A1 (en) * 1998-05-04 1999-11-11 Xemod, Inc. Method for fabricating a lateral rf mos device with a non-diffusion source-backside connection
US6020227A (en) * 1995-09-12 2000-02-01 National Semiconductor Corporation Fabrication of multiple field-effect transistor structure having local threshold-adjust doping
US6020611A (en) * 1998-06-10 2000-02-01 Motorola, Inc. Semiconductor component and method of manufacture
US6096588A (en) * 1997-11-01 2000-08-01 Advanced Micro Devices, Inc. Method of making transistor with selectively doped channel region for threshold voltage control
US6104064A (en) * 1996-10-01 2000-08-15 Advanced Micro Devices, Inc. Asymmetrical transistor structure
US6274901B1 (en) * 1997-09-26 2001-08-14 Matsushita Electric Industrial Co., Ltd. Nonvolatile semiconductor memory device and method for fabricating the same
US6421293B1 (en) * 1998-12-23 2002-07-16 Stmicroelectronics S.A. One-time programmable memory cell in CMOS technology
US6475885B1 (en) * 2001-06-29 2002-11-05 Advanced Micro Devices, Inc. Source/drain formation with sub-amorphizing implantation
US6528846B1 (en) 1999-09-23 2003-03-04 International Business Machines Corporation Asymmetric high voltage silicon on insulator device design for input output circuits
US6548842B1 (en) 2000-03-31 2003-04-15 National Semiconductor Corporation Field-effect transistor for alleviating short-channel effects
US6566204B1 (en) 2000-03-31 2003-05-20 National Semiconductor Corporation Use of mask shadowing and angled implantation in fabricating asymmetrical field-effect transistors
US6797576B1 (en) 2000-03-31 2004-09-28 National Semiconductor Corporation Fabrication of p-channel field-effect transistor for reducing junction capacitance
US20050280057A1 (en) * 2002-08-26 2005-12-22 Tran Luan C Semiconductor constructions
US20060001072A1 (en) * 2004-06-04 2006-01-05 Micron Technology, Inc. Methods of forming a gated device
US20060249760A1 (en) * 2005-04-18 2006-11-09 Samsung Electronics Co., Ltd. High-voltage transistor of semiconductor device and method of forming the same
US7145191B1 (en) 2000-03-31 2006-12-05 National Semiconductor Corporation P-channel field-effect transistor with reduced junction capacitance
US20060284243A1 (en) * 2005-06-06 2006-12-21 Macronix International Co., Ltd. Electrically erasable programmable read only memory (EEPROM) cell and method for making the same
US20100244149A1 (en) * 2009-03-27 2010-09-30 National Semiconductor Corporation Structure and fabrication of like-polarity field-effect transistors having different configurations of source/drain extensions, halo pockets, and gate dielectric thicknesses
US20100244130A1 (en) * 2009-03-27 2010-09-30 National Semiconductor Corporation Structure and fabrication of field-effect transistor using empty well in combination with source/drain extensions or/and halo pocket
US20100244128A1 (en) * 2009-03-27 2010-09-30 Constantin Bulucea Configuration and fabrication of semiconductor structure using empty and filled wells
US20110163380A1 (en) * 2010-01-07 2011-07-07 International Business Machines Corporation Body-Tied Asymmetric N-Type Field Effect Transistor
US20110163379A1 (en) * 2010-01-07 2011-07-07 International Business Machines Corporation Body-Tied Asymmetric P-Type Field Effect Transistor

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2786307B2 (en) * 1990-04-19 1998-08-13 三菱電機株式会社 Field effect transistor and manufacturing method thereof
US5371394A (en) * 1993-11-15 1994-12-06 Motorola, Inc. Double implanted laterally diffused MOS device and method thereof
US5482878A (en) * 1994-04-04 1996-01-09 Motorola, Inc. Method for fabricating insulated gate field effect transistor having subthreshold swing
US5427964A (en) * 1994-04-04 1995-06-27 Motorola, Inc. Insulated gate field effect transistor and method for fabricating
DE4441723A1 (en) * 1994-11-23 1996-05-30 Siemens Ag Manufacturing method of the gate electrodes of MOSFETs
US5733794A (en) * 1995-02-06 1998-03-31 Motorola, Inc. Process for forming a semiconductor device with ESD protection
DE19548056C1 (en) * 1995-12-21 1997-03-06 Siemens Ag Gate electrode mfg. method for MOS structure
US5950091A (en) * 1996-12-06 1999-09-07 Advanced Micro Devices, Inc. Method of making a polysilicon gate conductor of an integrated circuit formed as a sidewall spacer on a sacrificial material
JP3272979B2 (en) * 1997-01-08 2002-04-08 株式会社東芝 Semiconductor device
US6124174A (en) * 1997-05-16 2000-09-26 Advanced Micro Devices, Inc. Spacer structure as transistor gate
US5866934A (en) * 1997-06-20 1999-02-02 Advanced Micro Devices, Inc. Parallel and series-coupled transistors having gate conductors formed on sidewall surfaces of a sacrificial structure
DE19812945A1 (en) * 1998-03-24 1999-09-30 Siemens Ag Semiconductor device and process for its preparation
JP2005142484A (en) * 2003-11-10 2005-06-02 Hitachi Ltd Semiconductor device and its manufacturing method
JP3686673B1 (en) 2004-04-08 2005-08-24 住友電工スチールワイヤー株式会社 Method for producing a metal cord and cord reinforcement of rubber articles
JPWO2006070474A1 (en) * 2004-12-28 2008-06-12 スパンション エルエルシー A method of manufacturing a semiconductor device
JP2007214398A (en) * 2006-02-10 2007-08-23 Nec Corp Semiconductor integrated circuit
US9627552B2 (en) 2006-07-31 2017-04-18 Vishay-Siliconix Molybdenum barrier metal for SiC Schottky diode and process of manufacture
US8665570B2 (en) * 2009-03-13 2014-03-04 Qualcomm Incorporated Diode having a pocket implant blocked and circuits and methods employing same
JP2012204583A (en) * 2011-03-25 2012-10-22 National Institute Of Advanced Industrial & Technology Method for manufacturing tunnel transistor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5533037A (en) * 1978-08-28 1980-03-08 Nec Corp Manufacture of semiconductor device
US4280855A (en) * 1980-01-23 1981-07-28 Ibm Corporation Method of making a dual DMOS device by ion implantation and diffusion
US4430791A (en) * 1981-12-30 1984-02-14 International Business Machines Corporation Sub-micrometer channel length field effect transistor process
DE3242113A1 (en) * 1982-11-13 1984-05-24 Ibm Deutschland A process for producing a thin dielectric isolation in a siliciumhalbleiterkoerper
JPS6153868B2 (en) * 1983-03-30 1986-11-19 Nippon Electric Co
JPS60110170A (en) * 1983-11-21 1985-06-15 Toshiba Corp Manufacture of semiconductor device
US4737828A (en) * 1986-03-17 1988-04-12 General Electric Company Method for gate electrode fabrication and symmetrical and non-symmetrical self-aligned inlay transistors made therefrom
JPH0525393B2 (en) * 1986-05-23 1993-04-12 Fujitsu Ltd

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
European Search Report EP 90 48 0063.
IBM Technical Disclosure Bulletin, vol. 30, No. 3, Aug. 1987, pp. 1136-1137, "Process for Making Very Small, Asymmetric, Field-Effect Transistors".
IEDM 82, pp. 718-721, by S. Ogura et al., "A Half Micron MOSFET Using Double Implanted LDD".

Cited By (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5578509A (en) * 1993-04-23 1996-11-26 Mitsubishi Denki Kabushiki Kaisha Method of making a field effect transistor
US5364807A (en) * 1993-05-14 1994-11-15 Goldstar Electron Co., Ltd. Method for fabricating LDD transitor utilizing halo implant
US5397715A (en) * 1993-10-21 1995-03-14 Micrel, Incorporated MOS transistor having increased gate-drain capacitance
US5545575A (en) * 1994-10-24 1996-08-13 Motorola, Inc. Method for manufacturing an insulated gate semiconductor device
US5510279A (en) * 1995-01-06 1996-04-23 United Microelectronics Corp. Method of fabricating an asymmetric lightly doped drain transistor device
US6576966B1 (en) 1995-04-12 2003-06-10 National Semiconductor Corporation Field-effect transistor having multi-part channel
US5744372A (en) * 1995-04-12 1998-04-28 National Semiconductor Corporation Fabrication of complementary field-effect transistors each having multi-part channel
US6078082A (en) * 1995-04-12 2000-06-20 National Semiconductor Corporation Field-effect transistor having multi-part channel
US5741736A (en) * 1995-05-04 1998-04-21 Motorola Inc. Process for forming a transistor with a nonuniformly doped channel
US6020227A (en) * 1995-09-12 2000-02-01 National Semiconductor Corporation Fabrication of multiple field-effect transistor structure having local threshold-adjust doping
US5573961A (en) * 1995-11-09 1996-11-12 Taiwan Semiconductor Manufacturing Company Ltd. Method of making a body contact for a MOSFET device fabricated in an SOI layer
US6104064A (en) * 1996-10-01 2000-08-15 Advanced Micro Devices, Inc. Asymmetrical transistor structure
US5834810A (en) * 1996-10-17 1998-11-10 Mitsubishi Semiconductor America, Inc. Asymmetrical vertical lightly doped drain transistor and method of forming the same
US6274901B1 (en) * 1997-09-26 2001-08-14 Matsushita Electric Industrial Co., Ltd. Nonvolatile semiconductor memory device and method for fabricating the same
US6096588A (en) * 1997-11-01 2000-08-01 Advanced Micro Devices, Inc. Method of making transistor with selectively doped channel region for threshold voltage control
WO1999057761A1 (en) * 1998-05-04 1999-11-11 Xemod, Inc. Method for fabricating a lateral rf mos device with a non-diffusion source-backside connection
US6048772A (en) * 1998-05-04 2000-04-11 Xemod, Inc. Method for fabricating a lateral RF MOS device with an non-diffusion source-backside connection
US6020611A (en) * 1998-06-10 2000-02-01 Motorola, Inc. Semiconductor component and method of manufacture
US6421293B1 (en) * 1998-12-23 2002-07-16 Stmicroelectronics S.A. One-time programmable memory cell in CMOS technology
US6528846B1 (en) 1999-09-23 2003-03-04 International Business Machines Corporation Asymmetric high voltage silicon on insulator device design for input output circuits
US7595244B1 (en) 2000-03-31 2009-09-29 National Semiconductor Corporation Fabrication of like-polarity insulated-gate field-effect transistors having multiple vertical body dopant concentration maxima and different halo pocket characteristics
US6566204B1 (en) 2000-03-31 2003-05-20 National Semiconductor Corporation Use of mask shadowing and angled implantation in fabricating asymmetrical field-effect transistors
US6548842B1 (en) 2000-03-31 2003-04-15 National Semiconductor Corporation Field-effect transistor for alleviating short-channel effects
US6599804B2 (en) 2000-03-31 2003-07-29 National Semiconductor Corporation Fabrication of field-effect transistor for alleviating short-channel effects
US6797576B1 (en) 2000-03-31 2004-09-28 National Semiconductor Corporation Fabrication of p-channel field-effect transistor for reducing junction capacitance
US7701005B1 (en) 2000-03-31 2010-04-20 National Semiconductor Corporation Semiconductor structure in which like-polarity insulated-gate field-effect transistors have multiple vertical body dopant concentration maxima and different halo pocket characteristics
US7700980B1 (en) 2000-03-31 2010-04-20 National Semiconductor Corporation Structure and fabrication of field-effect transistor for alleviating short-channel effects
US7879669B1 (en) 2000-03-31 2011-02-01 National Semiconductor Corporation Fabrication of field-effect transistor with reduced junction capacitance and threshold voltage of magnitude that decreases with increasing channel length
US7145191B1 (en) 2000-03-31 2006-12-05 National Semiconductor Corporation P-channel field-effect transistor with reduced junction capacitance
US6475885B1 (en) * 2001-06-29 2002-11-05 Advanced Micro Devices, Inc. Source/drain formation with sub-amorphizing implantation
US7227227B2 (en) 2002-08-26 2007-06-05 Micron Technology, Inc. Reduced leakage semiconductor device
US7274056B2 (en) * 2002-08-26 2007-09-25 Micron Technology, Inc. Semiconductor constructions
US7285468B2 (en) 2002-08-26 2007-10-23 Micron Technology, Inc. Methods of forming semiconductor constructions
US20050280057A1 (en) * 2002-08-26 2005-12-22 Tran Luan C Semiconductor constructions
US7442977B2 (en) 2004-06-04 2008-10-28 Micron Technology, Inc. Gated field effect devices
US20060001072A1 (en) * 2004-06-04 2006-01-05 Micron Technology, Inc. Methods of forming a gated device
US7687358B2 (en) * 2004-06-04 2010-03-30 Micron Technology, Inc. Methods of forming a gated device
US20060249760A1 (en) * 2005-04-18 2006-11-09 Samsung Electronics Co., Ltd. High-voltage transistor of semiconductor device and method of forming the same
US7301219B2 (en) * 2005-06-06 2007-11-27 Macronix International Co., Ltd. Electrically erasable programmable read only memory (EEPROM) cell and method for making the same
US20060284243A1 (en) * 2005-06-06 2006-12-21 Macronix International Co., Ltd. Electrically erasable programmable read only memory (EEPROM) cell and method for making the same
US20100244149A1 (en) * 2009-03-27 2010-09-30 National Semiconductor Corporation Structure and fabrication of like-polarity field-effect transistors having different configurations of source/drain extensions, halo pockets, and gate dielectric thicknesses
US20100244130A1 (en) * 2009-03-27 2010-09-30 National Semiconductor Corporation Structure and fabrication of field-effect transistor using empty well in combination with source/drain extensions or/and halo pocket
US20100244128A1 (en) * 2009-03-27 2010-09-30 Constantin Bulucea Configuration and fabrication of semiconductor structure using empty and filled wells
US8410549B2 (en) 2009-03-27 2013-04-02 National Semiconductor Corporation Structure and fabrication of field-effect transistor using empty well in combination with source/drain extensions or/and halo pocket
US8377768B2 (en) 2009-03-27 2013-02-19 National Semiconductor Corporation Structure and fabrication of like-polarity field-effect transistors having different configurations of source/drain extensions, halo pockets, and gate dielectric thicknesses
US8084827B2 (en) 2009-03-27 2011-12-27 National Semiconductor Corporation Structure and fabrication of like-polarity field-effect transistors having different configurations of source/drain extensions, halo pockets, and gate dielectric thicknesses
US8304835B2 (en) 2009-03-27 2012-11-06 National Semiconductor Corporation Configuration and fabrication of semiconductor structure using empty and filled wells
US8643107B2 (en) 2010-01-07 2014-02-04 International Business Machines Corporation Body-tied asymmetric N-type field effect transistor
US20110163380A1 (en) * 2010-01-07 2011-07-07 International Business Machines Corporation Body-Tied Asymmetric N-Type Field Effect Transistor
US8426917B2 (en) 2010-01-07 2013-04-23 International Business Machines Corporation Body-tied asymmetric P-type field effect transistor
US20110163379A1 (en) * 2010-01-07 2011-07-07 International Business Machines Corporation Body-Tied Asymmetric P-Type Field Effect Transistor

Also Published As

Publication number Publication date Type
CA2011233A1 (en) 1990-12-09 application
EP0402296A1 (en) 1990-12-12 application
JPH0323673A (en) 1991-01-31 application

Similar Documents

Publication Publication Date Title
US5296401A (en) MIS device having p channel MOS device and n channel MOS device with LDD structure and manufacturing method thereof
US4701423A (en) Totally self-aligned CMOS process
US4945070A (en) Method of making cmos with shallow source and drain junctions
US6316302B1 (en) Isotropically etching sidewall spacers to be used for both an NMOS source/drain implant and a PMOS LDD implant
US4232327A (en) Extended drain self-aligned silicon gate MOSFET
US5668024A (en) CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation process
US6599789B1 (en) Method of forming a field effect transistor
US5498555A (en) Method of making LDD with polysilicon and dielectric spacers
US6277675B1 (en) Method of fabricating high voltage MOS device
US5688700A (en) Method of forming a field effect transistor
US4173818A (en) Method for fabricating transistor structures having very short effective channels
US5930634A (en) Method of making an IGFET with a multilevel gate
US4744859A (en) Process for fabricating lightly doped drain MOS devices
US5413945A (en) Blanket N-LDD implantation for sub-micron MOS device manufacturing
US5244823A (en) Process for fabricating a semiconductor device
US4523213A (en) MOS Semiconductor device and method of manufacturing the same
US4714519A (en) Method for fabricating MOS transistors having gates with different work functions
US5719424A (en) Graded LDD implant process for sub-half-micron MOS devices
US5963803A (en) Method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths
US6153455A (en) Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer
US4419809A (en) Fabrication process of sub-micrometer channel length MOSFETs
US5959333A (en) Reduction of dopant diffusion by the co-implantation of impurities into the transistor gate conductor
US4703551A (en) Process for forming LDD MOS/CMOS structures
US5960271A (en) Short channel self-aligned VMOS field effect transistor
US6316304B1 (en) Method of forming spacers of multiple widths

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CODELLA, CHRISTOPHER F.;ROVEDO, NIVO;OGURA, SEIKI;REEL/FRAME:005088/0549;SIGNING DATES FROM 19890602 TO 19890606