KR930009036A - 반전형 IC의 제조방법 및 그것을 사용한 IC모듈(module) - Google Patents
반전형 IC의 제조방법 및 그것을 사용한 IC모듈(module) Download PDFInfo
- Publication number
- KR930009036A KR930009036A KR1019920018980A KR920018980A KR930009036A KR 930009036 A KR930009036 A KR 930009036A KR 1019920018980 A KR1019920018980 A KR 1019920018980A KR 920018980 A KR920018980 A KR 920018980A KR 930009036 A KR930009036 A KR 930009036A
- Authority
- KR
- South Korea
- Prior art keywords
- lead
- semiconductor chip
- wires
- electrode pad
- groups
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
- H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1029—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10522—Adjacent components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10545—Related components mounted on both sides of the PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
이 발명은 간단한 배선으로 고밀도실장이 가능하고 또한 신뢰의 수수한 반전형 IC를 얻는 것을 목적으로 한다. 반도체칩(21)의 제1의 전극패드군(22a)와 제2의 리드군(34b)와를 와이어(33)에 의해 접속하고 반도체칩(21)의 제2의 전극패드군(22b)와 제1의 리드군(34a)와를 와이어(33)에 의하여 접속하고 각 리드의 아우터 리드부(35)가 노출하도록 반도체칩(21), 제1 및 제2의 리드군(34a) 및 (34b) 및 와이어(33)을 패키지 본체(27)에 의하여 수지 봉지하여 각 리드의 아우터 리드부(35)를 반도체칩(21)의 리면(21b)방향으로 접어 구부린다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 이 발명의 제1실시예에 관련된 IC 모듈을 표시하는 단면도
제2도는 이 발명의 제1실시예에 관련된 표준형 IC를 표시하는 투시 평면도
제3도는 제2도의 A-A 선 화살로본 단면도
Claims (3)
- 반도체칩의 표면상에 형성된 제1 및 제2의 전극패드군과 제1 및 제2의 리드군은 각각 와이어(wire)에 의해 접속됨과 동시에 각 리드(lead)의 아우터 리드(outer lead)부가 각각 반도체칩의 리면방향에 접어 구부러진 표준형의 IC와 동일한 반도체칩을 사용하여 핀접속이 반전된 반전형의 IC를 제조하는 방법이고, 반도체칩의 제1의 전극패드군과 제2의 리드군과를 와이어에 의해 접속하고, 반도체칩의 제2의 전극패드군과 제1의 리드군과를 와이어에 의해 접속하고, 각 리드의 아우터 리드부가 노출하도록 반도체칩, 제1 및 제2의 리드군 및 와이어를 수지봉지하고, 각 리드의 아우터 리드부를 반도체칩의 리면방향에 접어 구부리는 것을 특징으로 하는 반전형 IC의 제조방법.
- 실장기판과, 상기 실장기판의 표면상에 탑재되어 또한 반도체칩의 표면상에 형성된 제1 및 제2의 전극패드군과 제1 및 제2의 리드군은 각각 와이어에 의해 접속됨과 동시에 각 리드의 아우터 리드부가 각각 반도체칩의 리면방향에 접어 구부러진 표준형의 IC와, 상기 표준형이 IC와 동일기능을 소유한 리드끼리가 상기 실장기판을 끼어서 겹치도록 상기 실장기판의 리면상에 탑재되어 또한 반도체칩의 표면상에 형성된 제1 및 제2의 전극래드(pad)군과 제2 및 제1의 리드군은 각각 와이어에 의해 접속됨과 동시에 각 리드의 아우터 리드부가 각각 반도체칩의 리면방향에 접어 구부러진 반전형의 IC와, 상기 실장기판에 마련됨과 동시에 상기 표준형의 IC와 상기 반전형의 IC의 동일기능을 소유한 리드끼리를 전기적으로 접속하는 복수의 접속부재와를 구비한 것을 특징으로 하는 IC모듈.
- 실장기판과, 상기 실장기판의 표면상에 탑재되어 또한 반도체칩의 표면상에 형성된 제1 및 제2의 전극패드군과 제1 및 제2의 리드군은 각각 와이어에 의해 접속됨과 동시에 각 리드의 아우터 리드부가 각각 반도체칩의 리면방향에 접어 구부러진 표준형의 IC와, 상기 표준형이 IC와 동일기능을 소유한 리드끼리가 인접하여 전기적으로 접속되도록 상기 실장기판의 표면상에 탑재되어 또한 반도체칩의 표면상에 형성된 제1 및 제2의 전극패드군과 제2 및 제1의 리드군과의 각각 와이어에 의하여 접속됨과 동시에 각 리드의 아우터 리드부가 각각 반도체칩의 리면방향에 접어 구부러진 반전형의 IC와, 를 구비한 것을 특징으로 하는 IC모듈.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP91-266412 | 1991-10-15 | ||
JP3266412A JP2634516B2 (ja) | 1991-10-15 | 1991-10-15 | 反転型icの製造方法、反転型ic、icモジュール |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930009036A true KR930009036A (ko) | 1993-05-22 |
KR960002498B1 KR960002498B1 (ko) | 1996-02-17 |
Family
ID=17430578
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920018980A KR960002498B1 (ko) | 1991-10-15 | 1992-10-15 | 반전형 IC의 제조방법 및 그것을 사용한 IC모듈(module) |
Country Status (6)
Country | Link |
---|---|
US (2) | US5303120A (ko) |
EP (1) | EP0538003B1 (ko) |
JP (1) | JP2634516B2 (ko) |
KR (1) | KR960002498B1 (ko) |
DE (1) | DE69223906T2 (ko) |
SG (1) | SG52264A1 (ko) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2960560B2 (ja) * | 1991-02-28 | 1999-10-06 | 株式会社日立製作所 | 超小型電子機器 |
JP2634516B2 (ja) * | 1991-10-15 | 1997-07-30 | 三菱電機株式会社 | 反転型icの製造方法、反転型ic、icモジュール |
JPH0715122A (ja) * | 1993-06-23 | 1995-01-17 | Matsushita Electric Ind Co Ltd | 接合用フィルム構体および電子部品実装方法 |
KR100292036B1 (ko) * | 1993-08-27 | 2001-09-17 | 윤종용 | 반도체패키지의제조방법및그에 따른반도체패키지 |
JP3034180B2 (ja) * | 1994-04-28 | 2000-04-17 | 富士通株式会社 | 半導体装置及びその製造方法及び基板 |
US6091608A (en) * | 1995-02-08 | 2000-07-18 | Compaq Computer Corporation | Method and apparatus for simplified and compact component addition to a printed circuit board |
US6271582B1 (en) | 1997-04-07 | 2001-08-07 | Micron Technology, Inc. | Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die |
US6008996A (en) * | 1997-04-07 | 1999-12-28 | Micron Technology, Inc. | Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die |
US6144089A (en) | 1997-11-26 | 2000-11-07 | Micron Technology, Inc. | Inner-digitized bond fingers on bus bars of semiconductor device package |
US6052289A (en) * | 1998-08-26 | 2000-04-18 | Micron Technology, Inc. | Interdigitated leads-over-chip lead frame for supporting an integrated circuit die |
JP3886659B2 (ja) * | 1999-01-13 | 2007-02-28 | 東芝マイクロエレクトロニクス株式会社 | 半導体装置 |
CN1391704A (zh) * | 1999-05-07 | 2003-01-15 | 西加特技术有限责任公司 | 表面安装ic堆积法与器件 |
US6849480B1 (en) | 1999-05-07 | 2005-02-01 | Seagate Technology Llc | Surface mount IC stacking method and device |
JP2001156237A (ja) * | 1999-11-25 | 2001-06-08 | Mitsubishi Electric Corp | リードフレーム及びそれを用いた樹脂封止型半導体装置 |
SG102591A1 (en) * | 2000-09-01 | 2004-03-26 | Micron Technology Inc | Dual loc semiconductor assembly employing floating lead finger structure |
KR100445073B1 (ko) * | 2001-08-21 | 2004-08-21 | 삼성전자주식회사 | 듀얼 다이 패키지 |
US20050245062A1 (en) * | 2004-04-29 | 2005-11-03 | Jeff Kingsbury | Single row bond pad arrangement |
US7511371B2 (en) | 2005-11-01 | 2009-03-31 | Sandisk Corporation | Multiple die integrated circuit package |
US7352058B2 (en) | 2005-11-01 | 2008-04-01 | Sandisk Corporation | Methods for a multiple die integrated circuit package |
JP2008102345A (ja) * | 2006-10-19 | 2008-05-01 | Nec Electronics Corp | 半導体集積回路装置 |
US8228679B2 (en) * | 2008-04-02 | 2012-07-24 | Spansion Llc | Connections for electronic devices on double-sided circuit board |
EP2390909A1 (en) * | 2010-05-24 | 2011-11-30 | Jerry Hu | Miniature packaging for discrete circuit components |
JP2012114241A (ja) * | 2010-11-25 | 2012-06-14 | Renesas Electronics Corp | 半導体チップおよび半導体装置 |
US8310098B2 (en) | 2011-05-16 | 2012-11-13 | Unigen Corporation | Switchable capacitor arrays for preventing power interruptions and extending backup power life |
US9601417B2 (en) * | 2011-07-20 | 2017-03-21 | Unigen Corporation | “L” shaped lead integrated circuit package |
JP2015076440A (ja) * | 2013-10-07 | 2015-04-20 | トヨタ自動車株式会社 | 半導体モジュール |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3303165C2 (de) * | 1982-02-05 | 1993-12-09 | Hitachi Ltd | Halbleitervorrichtung mit Gehäusekörper und Verbindungsleitern |
JPS59144155A (ja) * | 1983-02-08 | 1984-08-18 | Nec Corp | 集積回路パツケ−ジ |
JPS6046581A (ja) * | 1983-08-24 | 1985-03-13 | シャープ株式会社 | フラットディスプレイパネル |
JPH0671059B2 (ja) * | 1984-03-26 | 1994-09-07 | 株式会社日立製作所 | メモリモジュール |
JPS62168652A (ja) * | 1986-01-20 | 1987-07-24 | Kobe Steel Ltd | 連鋳機における鋳型内湯面レベル制御方法 |
JP2541532B2 (ja) * | 1987-01-16 | 1996-10-09 | 株式会社日立製作所 | 半導体モジュ―ル |
JPS63296292A (ja) * | 1987-05-27 | 1988-12-02 | Mitsubishi Electric Corp | 半導体装置 |
US4796078A (en) * | 1987-06-15 | 1989-01-03 | International Business Machines Corporation | Peripheral/area wire bonding technique |
JPS6476748A (en) * | 1987-09-17 | 1989-03-22 | Nec Corp | Semiconductor circuit device |
JPS6480032A (en) * | 1987-09-21 | 1989-03-24 | Hitachi Maxell | Semiconductor device and manufacture thereof |
US4891789A (en) * | 1988-03-03 | 1990-01-02 | Bull Hn Information Systems, Inc. | Surface mounted multilayer memory printed circuit board |
US5068712A (en) * | 1988-09-20 | 1991-11-26 | Hitachi, Ltd. | Semiconductor device |
US4937656A (en) * | 1988-04-22 | 1990-06-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JPH01304795A (ja) * | 1988-06-02 | 1989-12-08 | Fujitsu Ltd | プリント板の配線方法 |
JPH01305562A (ja) * | 1988-06-03 | 1989-12-08 | Nec Corp | 半導体メモリ |
JPH02114544A (ja) * | 1988-10-24 | 1990-04-26 | Mitsubishi Electric Corp | 半導体装置 |
JPH02250389A (ja) * | 1989-03-24 | 1990-10-08 | Hitachi Medical Corp | 基板における電子部品の搭載構造 |
US5432127A (en) * | 1989-06-30 | 1995-07-11 | Texas Instruments Incorporated | Method for making a balanced capacitance lead frame for integrated circuits having a power bus and dummy leads |
JPH0373578A (ja) * | 1989-08-14 | 1991-03-28 | Nec Corp | 光半導体素子 |
JPH0693469B2 (ja) * | 1989-11-28 | 1994-11-16 | 株式会社東芝 | 樹脂封止型半導体装置 |
JP2859360B2 (ja) * | 1990-02-27 | 1999-02-17 | 株式会社日立製作所 | 半導体装置、半導体装置の製造方法及び半導体装置の実装構造 |
JPH0456347A (ja) * | 1990-06-26 | 1992-02-24 | Hitachi Ltd | 半導体装置 |
JP2568748B2 (ja) * | 1990-10-30 | 1997-01-08 | 三菱電機株式会社 | 半導体装置 |
JPH04188860A (ja) * | 1990-11-22 | 1992-07-07 | Ibiden Co Ltd | 表面実装用icパッケージの実装方法 |
JPH04256351A (ja) * | 1991-02-08 | 1992-09-11 | Nec Corp | Icパッケージ |
JPH04267546A (ja) * | 1991-02-22 | 1992-09-24 | Hitachi Ltd | 半導体集積回路装置 |
US5229329A (en) * | 1991-02-28 | 1993-07-20 | Texas Instruments, Incorporated | Method of manufacturing insulated lead frame for integrated circuits |
JPH04291787A (ja) * | 1991-03-20 | 1992-10-15 | Toshiba Corp | 両面実装回路装置 |
JPH04335561A (ja) * | 1991-05-13 | 1992-11-24 | Mitsubishi Electric Corp | 半導体装置 |
JP2634516B2 (ja) * | 1991-10-15 | 1997-07-30 | 三菱電機株式会社 | 反転型icの製造方法、反転型ic、icモジュール |
US5297107A (en) * | 1992-04-24 | 1994-03-22 | Digital Equipment Corporation | Interconnect arrangement for electronic components disposed on a circuit board |
JPH0637136A (ja) * | 1992-05-22 | 1994-02-10 | Nec Ic Microcomput Syst Ltd | 半導体装置 |
EP0608440A1 (en) * | 1992-12-18 | 1994-08-03 | Fujitsu Limited | Semiconductor device having a plurality of chips having identical circuit arrangements sealed in package |
-
1991
- 1991-10-15 JP JP3266412A patent/JP2634516B2/ja not_active Expired - Fee Related
-
1992
- 1992-10-02 US US07/956,104 patent/US5303120A/en not_active Ceased
- 1992-10-14 DE DE69223906T patent/DE69223906T2/de not_active Expired - Fee Related
- 1992-10-14 SG SG1996001624A patent/SG52264A1/en unknown
- 1992-10-14 EP EP92309354A patent/EP0538003B1/en not_active Expired - Lifetime
- 1992-10-15 KR KR1019920018980A patent/KR960002498B1/ko not_active IP Right Cessation
-
1995
- 1995-06-23 US US08/494,065 patent/USRE36077E/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0538003B1 (en) | 1998-01-07 |
JPH05109979A (ja) | 1993-04-30 |
USRE36077E (en) | 1999-02-02 |
EP0538003A1 (en) | 1993-04-21 |
DE69223906T2 (de) | 1998-08-27 |
US5303120A (en) | 1994-04-12 |
KR960002498B1 (ko) | 1996-02-17 |
JP2634516B2 (ja) | 1997-07-30 |
SG52264A1 (en) | 1998-09-28 |
DE69223906D1 (de) | 1998-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930009036A (ko) | 반전형 IC의 제조방법 및 그것을 사용한 IC모듈(module) | |
US6891257B2 (en) | Packaging system for die-up connection of a die-down oriented integrated circuit | |
KR920010853A (ko) | 수지봉지형 반도체장치 | |
KR970013236A (ko) | 금속 회로 기판을 갖는 칩 스케일 패키지 | |
KR960026505A (ko) | 반도체 장치 및 그 제조방법 | |
KR970006529B1 (ko) | 반도체 장치 | |
KR970706605A (ko) | 폴리머 스터드 그리드 어레이(polymer stud grid array) | |
KR960705357A (ko) | 반도체 장치 | |
KR940008109A (ko) | 반도체집적회로장치 | |
KR940016637A (ko) | 반도체장치 | |
KR890013751A (ko) | 반도체 장치 | |
KR970077398A (ko) | 반도체장치 | |
KR890013750A (ko) | 반도체 장치 | |
KR910001950A (ko) | 집적회로용 평형 캐패시턴스 리드 프레임 및 이의 제조 방법 | |
KR890001172A (ko) | 반도체 장치 | |
KR960702178A (ko) | 플라스틱으로 캡슐봉입된 집적회로 패키지 및 그 제조방법(palstic encapsulated integrated circuit package and method of manufacturing the same) | |
KR960002775A (ko) | 수지-봉합(resin-sealed) 반도체 소자 | |
KR950021298A (ko) | 반도체 집적 회로 장치 | |
KR960019683A (ko) | 반도체 장치 | |
JPH021829Y2 (ko) | ||
JPS6352457A (ja) | 半導体装置 | |
KR950004211Y1 (ko) | 디램 모듈 | |
KR970030726A (ko) | 리드 프레임을 이용한 볼 그리드 어레이 패키지 | |
JPS6047448A (ja) | 半導体集積回路装置 | |
KR100206975B1 (ko) | 반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110126 Year of fee payment: 16 |
|
LAPS | Lapse due to unpaid annual fee |