KR900013585A - 반도체 소자의 제조방법 - Google Patents

반도체 소자의 제조방법 Download PDF

Info

Publication number
KR900013585A
KR900013585A KR1019900001086A KR900001086A KR900013585A KR 900013585 A KR900013585 A KR 900013585A KR 1019900001086 A KR1019900001086 A KR 1019900001086A KR 900001086 A KR900001086 A KR 900001086A KR 900013585 A KR900013585 A KR 900013585A
Authority
KR
South Korea
Prior art keywords
insulating film
forming
flow property
heat treatment
contact hole
Prior art date
Application number
KR1019900001086A
Other languages
English (en)
Other versions
KR0154127B1 (ko
Inventor
하라다 유수께
Original Assignee
고스기 노부미쓰
오끼뎅끼 고오교오 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 고스기 노부미쓰, 오끼뎅끼 고오교오 가부시끼가이샤 filed Critical 고스기 노부미쓰
Publication of KR900013585A publication Critical patent/KR900013585A/ko
Application granted granted Critical
Publication of KR0154127B1 publication Critical patent/KR0154127B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/133—Reflow oxides and glasses
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/97—Specified etch stop material

Abstract

내용 없음

Description

반도체 소자의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 이 발명의 한실시예에 의한 반도체 소자의 제조방법의 공정단면도.

Claims (1)

  1. (a)반도체 기판상에 플로 성을 가진 제1의 절연막을 형성하는 공정과, (b)상기 제1의 절연막을 열처리에 의하여 플로 시키는 공정과, (c)상기 제1의 절연막상에 플로 성을 가지는 제2의 절연막을 형성하는 공정과, (d)상기 제2의 절연막을 열처리에 의하여 플로 시키는 공정과, (e)상기 제2의 절연막상에 플로 성을 가지지 않은 절연막을 다른 깊이의 콘택트 구멍 중 얕은 콘택트 구멍의 형성예정 영역만에 형성하는 공정과, (f)상기 제2의 절연막 및 플로 성을 가지지 않는 절연막 상으로부터 다른 깊이의 콘택트 구멍을 형성하는 공정과, (g)열처리를 행하고, 얕은 콘택트 구멍 형성부 이외를 플로시키는 공정과, (h)다른 깊이의 콘택트 구멍에 각각 선택 CVD법에 의하여 금속을 메꾸는 공정과, (i)배선층을 형성하는 공정과, 를 순서로 실시하는 것을 특징으로 하는 반도체 소자 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900001086A 1989-02-01 1990-01-31 반도체장치의 제조공정 KR0154127B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1020741A JP2578193B2 (ja) 1989-02-01 1989-02-01 半導体素子の製造方法
JP1-20741 1989-02-01

Publications (2)

Publication Number Publication Date
KR900013585A true KR900013585A (ko) 1990-09-06
KR0154127B1 KR0154127B1 (ko) 1998-12-01

Family

ID=12035620

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900001086A KR0154127B1 (ko) 1989-02-01 1990-01-31 반도체장치의 제조공정

Country Status (3)

Country Link
US (1) US5006484A (ko)
JP (1) JP2578193B2 (ko)
KR (1) KR0154127B1 (ko)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0420597B1 (en) * 1989-09-26 1996-04-24 Canon Kabushiki Kaisha Process for forming a deposited film by use of alkyl aluminum hydride and process for preparing semiconductor device
JP2721023B2 (ja) * 1989-09-26 1998-03-04 キヤノン株式会社 堆積膜形成法
JP2892421B2 (ja) * 1990-02-27 1999-05-17 沖電気工業株式会社 半導体素子の製造方法
US5164340A (en) * 1991-06-24 1992-11-17 Sgs-Thomson Microelectronics, Inc Structure and method for contacts in cmos devices
TW520072U (en) * 1991-07-08 2003-02-01 Samsung Electronics Co Ltd A semiconductor device having a multi-layer metal contact
US5298463A (en) * 1991-08-30 1994-03-29 Micron Technology, Inc. Method of processing a semiconductor wafer using a contact etch stop
JP2771057B2 (ja) * 1991-10-21 1998-07-02 シャープ株式会社 半導体装置の製造方法
JPH05283362A (ja) * 1992-04-03 1993-10-29 Sony Corp 多層配線の形成方法
JP2934353B2 (ja) * 1992-06-24 1999-08-16 三菱電機株式会社 半導体装置およびその製造方法
KR940010197A (ko) * 1992-10-13 1994-05-24 김광호 반도체 장치의 제조방법
EP0608628A3 (en) * 1992-12-25 1995-01-18 Kawasaki Steel Co Method for manufacturing a semiconductor device having a multi-layer interconnection structure.
US5328553A (en) * 1993-02-02 1994-07-12 Motorola Inc. Method for fabricating a semiconductor device having a planar surface
JP2727909B2 (ja) * 1993-03-26 1998-03-18 松下電器産業株式会社 金属配線の形成方法
US5498562A (en) * 1993-04-07 1996-03-12 Micron Technology, Inc. Semiconductor processing methods of forming stacked capacitors
US5286677A (en) * 1993-05-07 1994-02-15 Industrial Technology Research Institute Method for etching improved contact openings to peripheral circuit regions of a dram integrated circuit
US5385868A (en) * 1994-07-05 1995-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Upward plug process for metal via holes
US5563097A (en) * 1995-04-17 1996-10-08 Lee; Young J. Method for fabricating semiconductor device
US5950099A (en) * 1996-04-09 1999-09-07 Kabushiki Kaisha Toshiba Method of forming an interconnect
JPH1070252A (ja) * 1996-08-27 1998-03-10 Mitsubishi Electric Corp 半導体装置およびその製造方法
JPH10173046A (ja) * 1996-12-10 1998-06-26 Sony Corp 半導体装置の製造方法
US5933753A (en) * 1996-12-16 1999-08-03 International Business Machines Corporation Open-bottomed via liner structure and method for fabricating same
TW399266B (en) * 1997-02-04 2000-07-21 Winbond Electronics Corp Method for etching contact windows
US5930669A (en) 1997-04-03 1999-07-27 International Business Machines Corporation Continuous highly conductive metal wiring structures and method for fabricating the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6081842A (ja) * 1983-10-12 1985-05-09 Mitsubishi Electric Corp 配線の形成方法
JPS62235739A (ja) * 1986-04-07 1987-10-15 Matsushita Electronics Corp 半導体装置の製造方法
US4676867A (en) * 1986-06-06 1987-06-30 Rockwell International Corporation Planarization process for double metal MOS using spin-on glass as a sacrificial layer
US4933297A (en) * 1989-10-12 1990-06-12 At&T Bell Laboratories Method for etching windows having different depths

Also Published As

Publication number Publication date
US5006484A (en) 1991-04-09
JP2578193B2 (ja) 1997-02-05
KR0154127B1 (ko) 1998-12-01
JPH02203552A (ja) 1990-08-13

Similar Documents

Publication Publication Date Title
KR900013585A (ko) 반도체 소자의 제조방법
KR880013239A (ko) 반도체소자의 접속구멍형성 방법
KR890015370A (ko) 반도체 장치 및 그 제조방법
KR870005459A (ko) 반도체장치
KR920018851A (ko) 메탈플러그의 형성방법
KR900005589A (ko) 반도체 집적회로 장치 및 그 제조방법
KR900001003A (ko) 반도체장치의 제조방법
KR920020618A (ko) 반도체 장치의 배선 접속 구조 및 그 제조방법
KR950012628A (ko) 스크라이브라인영역을 위한 이중적 금속배선층들을 갖는 반도체장치
KR870004504A (ko) 반도체 장치 및 그 제조방법
KR890003000A (ko) 반도체 장치의 제조방법
KR930022523A (ko) 반도체장치
KR870008388A (ko) 반도체장치 및 그 제조방법
KR900002408A (ko) 반도체장치의 제조방법
KR910010625A (ko) 반도체 장치의 제조방법
KR910001889A (ko) 반도체장치
KR840008215A (ko) 다수준 금속화 구조물을 지닌 반도체 디반이스 및 이의 제조방법
KR900003974A (ko) 반도체장치의 제조방법
KR920013629A (ko) 반도체장치
KR950027947A (ko) 반도체 소자의 금속콘택 제조방법
KR930006888A (ko) 금속 배선막 형성방법
KR870006671A (ko) 바이플러 더블메탈 공정에서의 제이금속층에 슬릿홀의 형성방법
KR950034526A (ko) 고부하저항 제조방법
KR960019524A (ko) 반도체 소자의 금속배선 형성 방법
KR930003290A (ko) 메탈콘택 형성방법 및 그 구조

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010627

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee