KR101244482B1 - 반도체 장치의 제조 방법 - Google Patents

반도체 장치의 제조 방법 Download PDF

Info

Publication number
KR101244482B1
KR101244482B1 KR1020040074158A KR20040074158A KR101244482B1 KR 101244482 B1 KR101244482 B1 KR 101244482B1 KR 1020040074158 A KR1020040074158 A KR 1020040074158A KR 20040074158 A KR20040074158 A KR 20040074158A KR 101244482 B1 KR101244482 B1 KR 101244482B1
Authority
KR
South Korea
Prior art keywords
chip
block
adhesive tape
semiconductor chip
dicing tape
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020040074158A
Other languages
English (en)
Korean (ko)
Other versions
KR20050028802A (ko
Inventor
마끼히로미
스가히데유끼
Original Assignee
가부시키가이샤 르네사스 히가시 니혼 세미콘덕터
르네사스 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 르네사스 히가시 니혼 세미콘덕터, 르네사스 일렉트로닉스 가부시키가이샤 filed Critical 가부시키가이샤 르네사스 히가시 니혼 세미콘덕터
Publication of KR20050028802A publication Critical patent/KR20050028802A/ko
Application granted granted Critical
Publication of KR101244482B1 publication Critical patent/KR101244482B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68336Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Dicing (AREA)
  • Die Bonding (AREA)
KR1020040074158A 2003-09-17 2004-09-16 반도체 장치의 제조 방법 Expired - Fee Related KR101244482B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2003324838 2003-09-17
JPJP-P-2003-00324838 2003-09-17
JPJP-P-2004-00200101 2004-07-07
JP2004200101A JP4574251B2 (ja) 2003-09-17 2004-07-07 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
KR20050028802A KR20050028802A (ko) 2005-03-23
KR101244482B1 true KR101244482B1 (ko) 2013-03-18

Family

ID=34277750

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020040074158A Expired - Fee Related KR101244482B1 (ko) 2003-09-17 2004-09-16 반도체 장치의 제조 방법

Country Status (5)

Country Link
US (1) US7115482B2 (enExample)
JP (1) JP4574251B2 (enExample)
KR (1) KR101244482B1 (enExample)
CN (2) CN100495650C (enExample)
TW (1) TW200512847A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180087825A (ko) * 2017-01-25 2018-08-02 파스포드 테크놀로지 주식회사 반도체 제조 장치 및 반도체 장치의 제조 방법
KR102177863B1 (ko) * 2020-08-07 2020-11-11 변영기 칩 필름 단계적 박리장치
KR20220119395A (ko) * 2021-02-17 2022-08-29 가부시키가이샤 신가와 반도체 다이의 픽업 장치 및 픽업 방법

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4270212B2 (ja) * 2005-03-29 2009-05-27 セイコーエプソン株式会社 基板間隔調整装置、基板間隔調整方法、および液晶表示装置の製造方法
TWI339358B (en) * 2005-07-04 2011-03-21 Hitachi Ltd Rfid tag and manufacturing method thereof
JP4664150B2 (ja) * 2005-08-05 2011-04-06 ルネサスエレクトロニクス株式会社 半導体装置の製造方法および半導体製造装置
WO2007026497A1 (ja) * 2005-08-31 2007-03-08 Shibaura Mechatronics Corporation 半導体チップのピックアップ装置及びピックアップ方法
JP4616748B2 (ja) * 2005-10-11 2011-01-19 株式会社新川 ダイピックアップ装置
JP4765536B2 (ja) 2005-10-14 2011-09-07 パナソニック株式会社 チップピックアップ装置およびチップピックアップ方法ならびにチップ剥離装置およびチップ剥離方法
JP2007115934A (ja) * 2005-10-21 2007-05-10 Matsushita Electric Ind Co Ltd 電子部品突き上げ装置及び電子部品の供給方法
JP2007142128A (ja) * 2005-11-18 2007-06-07 Renesas Technology Corp 半導体装置およびその製造方法
CN1975995B (zh) * 2005-11-30 2010-09-29 嘉盛马来西亚公司 用于将单切单元传输到收集器中的设备和方法
JP4777761B2 (ja) * 2005-12-02 2011-09-21 株式会社ディスコ ウエーハの分割方法
JP4735829B2 (ja) * 2005-12-06 2011-07-27 澁谷工業株式会社 チップ突き上げ装置
JP4758780B2 (ja) * 2006-01-27 2011-08-31 新光電気工業株式会社 半導体装置の製造方法及び半導体装置の実装装置
WO2007086064A2 (en) * 2006-01-27 2007-08-02 Camtek Ltd Diced wafer adaptor and a method for transferring a diced wafer
US7557036B2 (en) * 2006-03-30 2009-07-07 Intel Corporation Method, system, and apparatus for filling vias
JP5054933B2 (ja) 2006-05-23 2012-10-24 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
KR20070120319A (ko) * 2006-06-19 2007-12-24 삼성전자주식회사 한 쌍의 이젝터들을 구비하는 반도체 칩의 탈착 장치 및이를 이용한 반도체 칩의 탈착 방법
JP2008141068A (ja) * 2006-12-04 2008-06-19 Shibaura Mechatronics Corp 半導体チップのピックアップ装置及びピックアップ方法
US7412892B1 (en) 2007-06-06 2008-08-19 Measurement Specialties, Inc. Method of making pressure transducer and apparatus
TWI463580B (zh) 2007-06-19 2014-12-01 瑞薩科技股份有限公司 Manufacturing method of semiconductor integrated circuit device
JP4864816B2 (ja) * 2007-06-19 2012-02-01 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
US7757742B2 (en) * 2007-07-31 2010-07-20 Asm Assembly Automation Ltd Vibration-induced die detachment system
WO2009109447A2 (de) * 2008-02-29 2009-09-11 Oerlikon Assembly Equipment Ag, Steinhausen Chip-auswerfer
JP5075013B2 (ja) * 2008-05-27 2012-11-14 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
MY150953A (en) * 2008-11-05 2014-03-31 Esec Ag Die-ejector
CH699851A1 (de) * 2008-11-05 2010-05-14 Esec Ag Chip-Auswerfer und Verfahren zum Ablösen und Entnehmen eines Halbleiterchips von einer Folie.
CN102217052B (zh) * 2008-11-12 2013-09-25 Esec公司 用于将半导体芯片从薄膜处揭下和移除的方法
JP5214421B2 (ja) * 2008-12-04 2013-06-19 キヤノンマシナリー株式会社 剥離装置及び剥離方法
JP5284144B2 (ja) * 2009-03-11 2013-09-11 芝浦メカトロニクス株式会社 半導体チップのピックアップ装置及びピックアップ方法
JP2011129740A (ja) * 2009-12-18 2011-06-30 Disco Abrasive Syst Ltd ウエーハ分割装置およびレーザー加工機
CN101740451B (zh) * 2009-12-23 2011-12-07 广东志成华科光电设备有限公司 芯片分拣设备的顶针机构
JP2011216529A (ja) * 2010-03-31 2011-10-27 Furukawa Electric Co Ltd:The 半導体装置の製造方法
US8409925B2 (en) * 2011-06-09 2013-04-02 Hung-Jen LEE Chip package structure and manufacturing method thereof
JP5813432B2 (ja) * 2011-09-19 2015-11-17 ファスフォードテクノロジ株式会社 ダイボンダ及びボンディング方法
JP2013065757A (ja) * 2011-09-20 2013-04-11 Toshiba Corp 半導体チップのピックアップ方法及び半導体チップのピックアップ装置
JP5337226B2 (ja) * 2011-11-09 2013-11-06 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
CH706280B1 (de) * 2012-03-30 2016-03-15 Esec Ag Verfahren zum Ablösen eines Halbleiterchips von einer Folie.
JP6086763B2 (ja) * 2013-03-11 2017-03-01 ファスフォードテクノロジ株式会社 コレットクリーニング方法及びそれを用いたダイボンダ
JP5647308B2 (ja) * 2013-08-02 2014-12-24 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
CN103730333B (zh) * 2013-12-23 2016-04-20 华中科技大学 一种多顶针芯片剥离装置
KR101596461B1 (ko) * 2014-04-01 2016-02-23 주식회사 프로텍 칩 디테칭 장치 및 칩 디테칭 방법
JP6301203B2 (ja) * 2014-06-02 2018-03-28 株式会社ディスコ チップの製造方法
CN104163276A (zh) * 2014-09-04 2014-11-26 无锡市张泾宇钢机械厂 不干胶贴标机的分段式标签分离装置
CN104210719A (zh) * 2014-09-04 2014-12-17 无锡市张泾宇钢机械厂 不干胶贴标机的标签分离装置
CN106999119B (zh) * 2014-09-24 2023-03-24 B.布劳恩梅尔松根股份公司 封装纸作为稳定化装置的使用
WO2016151911A1 (ja) * 2015-03-23 2016-09-29 リンテック株式会社 半導体加工用シートおよび半導体装置の製造方法
KR101732074B1 (ko) 2015-09-24 2017-05-02 신진정공 주식회사 투명관체의 유격구조가 형성된 유체 공급관
JP6797569B2 (ja) * 2016-06-13 2020-12-09 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
CN207398111U (zh) * 2017-03-31 2018-05-22 日月光半导体制造股份有限公司 元件剥离装置
JP6967411B2 (ja) * 2017-09-19 2021-11-17 ファスフォードテクノロジ株式会社 半導体製造装置、半導体装置の製造方法およびコレット
JP7112205B2 (ja) * 2018-02-13 2022-08-03 株式会社ディスコ 分割装置
KR102165569B1 (ko) * 2018-10-15 2020-10-14 세메스 주식회사 다이 이젝팅 장치
CH715447B1 (de) * 2018-10-15 2022-01-14 Besi Switzerland Ag Chip-Auswerfer.
JP7237655B2 (ja) 2019-03-01 2023-03-13 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP7274902B2 (ja) 2019-03-25 2023-05-17 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
KR102220339B1 (ko) * 2019-05-29 2021-02-25 세메스 주식회사 다이 이젝팅 장치
KR102284150B1 (ko) * 2019-08-06 2021-07-30 세메스 주식회사 다이 본딩 방법 및 다이 본딩 장치
KR102220344B1 (ko) * 2019-09-06 2021-02-25 세메스 주식회사 다이 이젝터 및 이를 포함하는 다이 픽업 장치
KR102221707B1 (ko) * 2019-09-20 2021-03-02 세메스 주식회사 다이 이젝터 및 이를 포함하는 다이 픽업 장치
JP7486264B2 (ja) * 2019-11-06 2024-05-17 株式会社ディスコ ピックアップ方法、及び、ピックアップ装置
KR102244580B1 (ko) * 2019-11-08 2021-04-26 세메스 주식회사 다이 이젝터 및 이를 포함하는 다이 픽업 장치
US11615979B2 (en) * 2019-12-18 2023-03-28 Disco Corporation Method of processing wafer
JP7412219B2 (ja) 2020-02-25 2024-01-12 ファスフォードテクノロジ株式会社 ダイボンディング装置、半導体装置の製造方法および剥離装置
KR102304258B1 (ko) * 2020-03-06 2021-09-23 세메스 주식회사 다이 이젝터 및 이를 포함하는 다이 픽업 장치
CN114334701A (zh) * 2020-09-30 2022-04-12 亿光电子(中国)有限公司 电子元件的剥离方法和应用其的超声波振动装置
KR102635493B1 (ko) * 2020-11-04 2024-02-07 세메스 주식회사 본딩 설비에서 다이를 이송하기 위한 장치 및 방법
JP7039675B2 (ja) * 2020-11-18 2022-03-22 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP7542875B2 (ja) * 2020-12-08 2024-09-02 株式会社新川 半導体ダイのピックアップ装置
JP7607462B2 (ja) * 2021-01-26 2024-12-27 ファスフォードテクノロジ株式会社 ダイボンディング装置および半導体装置の製造方法
TWI834450B (zh) * 2022-12-26 2024-03-01 梭特科技股份有限公司 利用頂出手段結合氣壓控制手段的晶粒剝離方法
CN116093012A (zh) * 2023-02-13 2023-05-09 东莞触点智能装备有限公司 一种多自由度顶升结构、分离方法及固晶设备
CN119176305A (zh) * 2023-06-21 2024-12-24 纬创资通(重庆)有限公司 除膜设备与揭膜机构
JP2025170617A (ja) * 2024-05-07 2025-11-19 株式会社新川 ピックアップユニット、実装装置及びピックアップ方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04196342A (ja) * 1990-11-28 1992-07-16 Mitsui Toatsu Chem Inc 半導体ウエハダイシング用フィルム
JPH05109869A (ja) * 1991-10-18 1993-04-30 Sony Corp ダイボンデイング装置
JPH11297793A (ja) * 1998-04-06 1999-10-29 Mitsubishi Electric Corp チップ突き上げ装置及びそれを用いたダイボンディング装置
JP2003133391A (ja) * 2001-10-23 2003-05-09 Fujitsu Ltd 半導体チップの剥離方法及び装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63255937A (ja) * 1987-04-14 1988-10-24 Sumitomo Electric Ind Ltd チツプ実装装置
JP3613838B2 (ja) * 1995-05-18 2005-01-26 株式会社デンソー 半導体装置の製造方法
JP3955659B2 (ja) * 1997-06-12 2007-08-08 リンテック株式会社 電子部品のダイボンディング方法およびそれに使用されるダイボンディング装置
JP2000353710A (ja) 1999-06-14 2000-12-19 Toshiba Corp ペレットピックアップ装置および半導体装置の製造方法
JP2002050670A (ja) * 2000-08-04 2002-02-15 Toshiba Corp ピックアップ装置及びピックアップ方法
JP4021614B2 (ja) * 2000-12-11 2007-12-12 株式会社東芝 半導体素子のピックアップ用治具、半導体素子のピックアップ装置、半導体素子のピックアップ方法、半導体装置の製造方法及び半導体装置の製造装置
JP3870803B2 (ja) * 2002-01-09 2007-01-24 株式会社村田製作所 チップ部品供給装置
JP4230178B2 (ja) * 2002-07-03 2009-02-25 富士通マイクロエレクトロニクス株式会社 半導体チップ剥離装置およびその方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04196342A (ja) * 1990-11-28 1992-07-16 Mitsui Toatsu Chem Inc 半導体ウエハダイシング用フィルム
JPH05109869A (ja) * 1991-10-18 1993-04-30 Sony Corp ダイボンデイング装置
JPH11297793A (ja) * 1998-04-06 1999-10-29 Mitsubishi Electric Corp チップ突き上げ装置及びそれを用いたダイボンディング装置
JP2003133391A (ja) * 2001-10-23 2003-05-09 Fujitsu Ltd 半導体チップの剥離方法及び装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180087825A (ko) * 2017-01-25 2018-08-02 파스포드 테크놀로지 주식회사 반도체 제조 장치 및 반도체 장치의 제조 방법
KR102003130B1 (ko) 2017-01-25 2019-07-23 파스포드 테크놀로지 주식회사 반도체 제조 장치 및 반도체 장치의 제조 방법
KR102177863B1 (ko) * 2020-08-07 2020-11-11 변영기 칩 필름 단계적 박리장치
KR20220119395A (ko) * 2021-02-17 2022-08-29 가부시키가이샤 신가와 반도체 다이의 픽업 장치 및 픽업 방법
KR102840340B1 (ko) * 2021-02-17 2025-07-31 가부시키가이샤 신가와 반도체 다이의 픽업 장치 및 픽업 방법

Also Published As

Publication number Publication date
JP2005117019A (ja) 2005-04-28
CN100495650C (zh) 2009-06-03
CN1599035A (zh) 2005-03-23
CN101320678A (zh) 2008-12-10
JP4574251B2 (ja) 2010-11-04
TW200512847A (en) 2005-04-01
KR20050028802A (ko) 2005-03-23
US7115482B2 (en) 2006-10-03
US20050059205A1 (en) 2005-03-17
TWI358775B (enExample) 2012-02-21
CN101320678B (zh) 2010-04-21

Similar Documents

Publication Publication Date Title
KR101244482B1 (ko) 반도체 장치의 제조 방법
KR100638760B1 (ko) 반도체 장치 및 반도체 장치의 제조 방법
JP4624813B2 (ja) 半導体装置の製造方法および半導体製造装置
KR101405768B1 (ko) 반도체장치의 제조방법
US7015071B2 (en) Method of manufacturing a semiconductor device
JP4864816B2 (ja) 半導体集積回路装置の製造方法
JP4664150B2 (ja) 半導体装置の製造方法および半導体製造装置
JP2004186352A (ja) 半導体装置及び半導体装置の製造方法
CN103311150B (zh) 半导体制造装置以及半导体制造装置的控制方法
JP2006032506A (ja) 半導体ウェハの剥離方法および剥離装置
JP5572241B2 (ja) 半導体装置の製造方法および半導体製造装置
JP5431533B2 (ja) 半導体装置の製造方法
JP5271972B2 (ja) 半導体装置の製造方法および半導体製造装置
CN102832158B (zh) 半导体器件的制造装置和半导体器件的制造方法
JP2009117867A (ja) 半導体装置の製造方法
JP5337226B2 (ja) 半導体集積回路装置の製造方法
JP2004304067A (ja) 半導体製造装置
JP2013219403A (ja) 半導体集積回路装置の製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20160219

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20170221

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20180219

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20200303

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20210312

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20210312