CN1498423A - 混合模拟和数字集成电路 - Google Patents

混合模拟和数字集成电路 Download PDF

Info

Publication number
CN1498423A
CN1498423A CNA028058496A CN02805849A CN1498423A CN 1498423 A CN1498423 A CN 1498423A CN A028058496 A CNA028058496 A CN A028058496A CN 02805849 A CN02805849 A CN 02805849A CN 1498423 A CN1498423 A CN 1498423A
Authority
CN
China
Prior art keywords
die
circuit
digital
integrated circuit
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA028058496A
Other languages
English (en)
Other versions
CN100355071C (zh
Inventor
S
S·巴扎贾尼
张海涛
Q·周
S·杰哈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN1498423A publication Critical patent/CN1498423A/zh
Application granted granted Critical
Publication of CN100355071C publication Critical patent/CN100355071C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0616—Random array, i.e. array with no symmetry
    • H01L2224/06164—Random array, i.e. array with no symmetry covering only portions of the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0616—Random array, i.e. array with no symmetry
    • H01L2224/06164—Random array, i.e. array with no symmetry covering only portions of the surface to be connected
    • H01L2224/06165—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/141—Analog devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/1435—Random access memory [RAM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/145—Read-only memory [ROM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

一种在分立管心上制造模拟和数字电路，并将所述管心堆积和集成在单个封装内以形成混合信号IC的技术提供许多益处。在一方面，使用适合于这些不同类型电路的可能不同IC处理，在两种分立管心上实现所述模拟和数字电路。其后，将模拟和数字管心集成(堆积)并密封在该单个封装内。提供焊盘以互连管心并将管心连接到外部引脚上。焊盘可以位于并按提供所需的连通性的方式排列，同时使实现焊盘所需管心面积减少到最小。在另一方面，可以连同串行总线接口一起测试管心至管心的连通性。

Description

混合模拟和数字集成电路
                            发明背景
发明领域
本发明一般涉及电路，而更特殊地涉及用于在分立管心上制造模拟和数字电路，以及将管心堆积和集成到单个封装内的技术。
发明背景
许多应用需要模拟和数字两种信号处理。一种这样的应用是无线通信领域，在该领域中，在发射和接收端都需要混合的模拟和数据信号处理。在接收端，调制的模拟信号(通常为射频)经过接收，调节(例如放大和滤波)，下变频，正交解调，及数字化以提供样本。然后对样本进行数字信号处理，恢复发射的数据。而在发射端，数据经处理(例如，编码，交替和扩展)，并然后转换为一个或多个模拟信号。该模拟信号再经调节，调制，及上变频以提供适合于无线电线路内发射的调制信号。混合信号电路也可以用于无线通信的其他方面，并包含声音/音频编码器/解码器，通用模拟-数字转换器(ADC)，以各种信号数字化，例如电池电压和温度，以及其他电路。对于例如连网，计算机及其他的许多其他应用也需要混合信号处理。
按照惯例，用经ADC和数字-模拟转换器(DAC)实现的两片IC之间的接口，经分立模拟和数字集成电路(IC)实现模拟和数字信号处理。数字电路趋向于产生大量开关噪声。相反，模拟电路通常含有各种敏感电路(例如，振荡器，放大器等等)，这些电路更喜欢，或需要在相当的环境(quite environment)中运行。在分立IC内实现模拟和数字电路允许对这些电路进行隔离，并能工作在最佳的环境中。而且，模拟和数字电路的最佳处理技术通常也不同。数字电路经常用标准的CMOS处理来实现，然而模拟电路可能利用线性电容和电阻，这些元件需要在标准的CMOS处理上，再增加额外处理步骤。
为了减少生产成本和生产工艺复杂性，在一片混合信号IC内的共衬底上可以制造模拟和数字两种电路。该混合信号IC提供了许多益处，例如减少成本，更少的元件数量，较小的所需印刷板面积，简化测试，及可能的其他益处。
然而，在共衬底上制造模拟和数字电路也有一些缺点。首先，由数字电路产生的噪声经耦合穿过该衬底降低了模拟电路的性能。第二，模拟电路可能需要线性电容和电阻，这些元件满足特殊IC处理的需要，例如模拟CMOS。这样，虽然模拟电路可能仅占该管心的一小部分，由于为模拟电路所选的IC处理，增加了数字电路成本。第三，数字电路通常受益于工艺缩放比例(technologyscaling)(例如减少晶体管大小，降低工作电压)，但是模拟电路可能要遭受电压缩放比例之损害。及第四，混合信号IC的设计周期可能持续很长，因为模拟电路的设计周期通常比数字电路更长。
如能看到的，需要一种制造和集成模拟和数字电路的技术工艺，以能获得混合信号IC的益处，同时能使共衬底上制造传统混合信号IC的缺点减少到最小。
发明摘要
本发明的几个方面提供在分立管心上制造模拟和数字电路及将管心堆积和集成在单个封装内的技术，以形成能提供上述许多益处的混合信号IC。一方面，可能使用适合于那些不同类型电路的不同IC处理，在两个分立管心上实现模拟和数字电路。其后，将模拟和数字管心集成(堆积)和密封在单个封装内。提供焊盘，以互连接这两种管心，并将管心连接到外部引脚上。可以按提供所需连接性方式定位和排列这些焊盘，同时使实现这些焊盘所需的管心区域数量减少到最小。另一方面，管心与管心的连接性可以连同串行总线接口一起进行测试。又在另一方面，在等待模式期间，可以崩溃供给模拟管心内的某部分或所有电路的电源(及可能提供给数字管心的某些或全部电路的电源)(例如，电压降到0伏)，以延长运行时间。
本发明进一步提供实现本发明的各方面，实施例及特征的集成电路，方法，和元件，如下面进一步详细描述的。
附图简述
从下面连同附图阐明的详细描述中将更明白本发明的功能，特性，和优点。其中：
图1是展示按照本发明实施例的混合信号IC的顶视图；
图2是展示所述混合信号IC的侧视图，该IC密封在特殊IC封装内；
图3A到3C是展示该混合信号IC各层间互连接的侧视图；及
图4A和4B是展示模拟和数字管心间互连接的顶视图。
发明详述
本发明的几个方面提供用于在分立管心上制造模拟和数字电路及堆积管心以安装在单个封装内的技术。本发明的混合信号IC提供混合信号IC的许多益处，同时使在共衬底上制造的传统混合信号IC的缺点减少到最小。在一方面，用适合于这些电路的IC处理在两个分立管心上实现模拟和数字电路。例如，用先进的低压数字CMOS技术可以实现数字电路，以节省成本，功耗和硅片面积。依据所需的性能，可以用低成本，成熟的模拟CMOS技术设计和实现模拟电路，以节省功耗，或可以用高性能技术进行设计。此后，将模拟和数字管心集成(堆积)和密封在单个封装内，如下面进一步详述的。
图1是展示按照本发明实施例混合信号IC 100的顶视图。混合信号IC 100包括模拟管心130堆积在数字管心120的顶部，数字管心120又堆积在封装衬底110的顶部。对于许多应用，模拟管心的大小仅为数字管心尺寸的一小部分(例如，通常为1/8到1/4)。例如，模拟管心130的大小为1.5毫米乘2毫米，而数字管心120的大小为6毫米乘6毫米。这样，较小的模拟管心可以堆积在数字管心顶部，以节省空间并允许使用较小的封装。
模拟和数字管心可以为任何形状和大小。对于某些电路和IC处理，更喜欢用某一种纵横比的管心。例如，因为容易制造和其他的益处，更喜欢用正方形管心。
如图1所示，在封装衬底110四边提供有许多焊盘112。这些焊盘112可以用于提供模拟和数字管心的输入/输出(I/O)。数字管心120也包含许多焊盘122，焊盘122经焊接线123可以互连接到封装衬底110上相应的焊盘112。相似地，模拟管心130含有许多焊盘132，可经过焊接线133互连接到封装衬底110上相应的焊盘112。模拟管心130进一步包含许多焊盘134，经过焊接线135可以互连接到数字管心120上相应的焊盘124。
在选择数字管心120的特定区域以放置模拟管心130时，可能要考虑各种因素。如果将模拟管心130放置在数字管心120上相当大(more quite)的区域时，可以改善性能。模拟管心130也可以较佳地放置在数字管心120的几部分上(over sections of)，所需的调试很可能较少。例如，数字管心120可以包含一部分存储电路(例如RAM和/或ROM)，存储电路更倾向于电路故障并很可能需要更多的存取，以调试这些电路。如果那样的话，模拟管心130可以放置在数字管心120的另一个区域，该区域很可能只需较少的存取。模拟管心130也可以放置在数字管心120的边缘或拐角上。这样可以使模拟管心130上的焊盘132和封装衬底110上相应焊盘112之间的互连接(即，焊接线)更短。也可以依据模拟管心和整个封装的外部引脚放置模拟管心130。各种其他因素也可以加以考虑并都在本发明范畴内。
图2是展示混合信号IC 100的侧视图，该IC 100密封在特殊的IC封装内。如图2所示，一层管心附着剂140扩散在封装衬底110顶部，然后将数字管心120放置在管心附着剂层上面。然后将第二层管心附着剂140扩散在数字管心120的顶部，并将模拟管心130放置在第二层管心附着剂层顶部。管心附着层用于将管心和封装衬底附着(即，粘合)在一起。模压混合物150可以用于填充由模拟和数字管心留下的空隙。
混合信号IC 100可以用各种类型的封装进行封装。可以依据各种因素，例如所需的引脚数，较佳的引脚排列，可制造性等等，选择特定封装。在图2所示的例子中，混合信号IC 100是按商用的，标准精密球珊阵列(F-BGA)封装进行封装的，F-BGA含有技术上已知的尺寸和大小。
在实施例中，为了将混合信号IC 100密封在具有确定高度尺寸的标准封装内，可能要将模拟管心130和/或数字管心120的厚度控制在特殊限度尺寸内。通过“背研”用于制造管心的晶片可以减少模拟和数字管心的厚度。在实施例中，将晶片背研到200微米，虽然也可使用某些其他厚度值。通过减少模拟和数字管心的厚度，可以使堆积管心具有：(1)类似于通常密封在那种封装内的单片管心的外形，或(2)符合该封装规格的外形。
图3A到3C是展示混合信号IC100各层间互连接的侧视图。图3A展示数字管心120和封装衬底110间的互连接。这种互连接是通过焊盘112和122及焊接线123实现的，这两个焊盘分别位于封装衬底和数字管心上。可以按通常用于那种封装的方式实现这种互连接。
图3B示出模拟管心130和封装衬底110间的互连接。这种互连接是通过焊盘112和132及焊接线133实现的，这两个焊盘分别位于封装衬底和模拟管心上。也可以按标准方式实现这种互连接。
图3C示出模拟管心130和数字管心120间的互连接，这种互连接是通过焊盘134和124及焊接线135实现的，这两个焊盘分别位于模拟和数字管心上。也可以按标准方式实现这种互连接。
图4A和4B是展示模拟管心和数字管心间互连接的顶视图。在图4A中，模拟管心130上提供第一组焊盘132，用于与封装衬底110互连接，并提供第二组焊盘134，用于与数字管心120互连接。类似地，数字管心120上提供第一组焊盘122，用于与封装衬底110互连接，并提供第二组焊盘124，用于与模拟管心130互连接。
在一方面，数字管心120上的焊盘122和124是“数字化间的(inter-digitized)”，那里有可能这样，焊盘122和124交替地位于(沿着直线)数字管心上。用数字化间的焊盘排列，需要最小的附加管心区(即便要)，以实现数字管心120上附加焊盘124以连接到模拟管心130。按这种方式，将模拟管心130堆积在数字管心120顶部不会引起性能损失。替代地，可以将一组数字管心120上的管心到管心焊盘放置在该数字管心上的一组外部引脚之间。这种排列也不会引起性能损失。
在实施例中，模拟管心130的焊盘132和134位于该模拟管心边缘附近，并接近于数字管心120和封装衬底110的边缘，最后这些焊盘耦合到此。这种焊盘布局便于模拟管心130和数字管心120及封装衬底110之间的互连接(例如实现数字化间连接)。这也导致使模拟管心130的焊接线更短，这可以改善性能。在实施例中，数字管心120的焊盘122和124也可以位于该数字管心边缘附近。数字管心120焊盘的这种放置避免侵入数字电路区域。在数字管心的中心区焊盘放置可能妨碍(即，阻塞)信号线的通路。
图4B示出模拟和数字管心之间的互连接，使用远离于数字管心120边缘的焊盘126。对于某些特定设计，这可能有利于互连接到远离数字管心边缘的数字电路。例如为了使模拟电路和数字电路之间的互连接更短，或者为了在模拟管心上提供更多的I/O焊盘，可能会需要这种连接。在这种情况，可以在数字管心120上提供焊盘126，以互连接到模拟管心130上相应的焊盘136。
这里描述的堆积模拟和数字管心提供许多优点。首先，通过使模拟和数字电路分为两个管心，可以为每种电路选择最佳的加工技术。可以为模拟和数字电路选择不同的技术。第二，可以消除经硅共衬底耦合的噪声。第三，能够按不同方案研制模拟和数字电路，以使一种电路类型(例如，模拟)不会阻挡其他电路类型的设计。而且，可以设计和修改每一种电路类型，并不会影响其他电路类型的设计。也可以用这里描述的堆积模拟和数字管心设计，实现其他益处。
本发明另一方面提供测试这种堆积模拟和数字管心的技术。每种管心可以单独测试(例如，在晶片级)以保证在管心上制造的电路具有适当功能。在模拟和数字管心经过堆积，互连接，并密封在封装后，可以进行附加测试，以保证经焊接线的互连接是有效的(即，保证连通性)。然而，因为管心到管心的互连接不能直接经过外部引脚可存取，这里提供测试这些互连接的技术。
在实施例中，管心到管心互连接性测试是连同标准串行总线接口(SBI)实现的，该测试是按技术上已知的方式操作。这了实现这种接口，可以设计数字管心，并将该数字管心操作为“主”驱动器，控制该测试功能(例如，断电，方式选择，等等)，而将模拟管心操作为“从”驱动器，实现由数字管心提供的控制。含有控制值序列的测试向量可以从数字管心发送到模拟管心，以执行管心到管心的测试。
在实施例中，在模拟管心上为每路待测试的管心到管心的互连接提供多路复用器。该多路复用器含有用于正常运行的第一个输入端，用于测试的第二个输入端，运行耦合到管心至管心焊盘的输出端，和控制输入端。为了测试从模拟管心读取数值，第二个输入端和控制输入端分别从模拟管心上的从驱动器接收测试值和控制信号，它能够命令多路复用器将特殊测试值经多路复用器提供给管心至管心焊盘。在数字管心，接收来自模拟管心的测试值并可以传送给外部输出焊盘(例如，经过另一个多路复用器)。然后测试值进行检测并与经串行总线接口提供给从驱动器的数值进行比较。
为了测试将数值写到模拟管心，可以将测试值从外部输出焊盘发送到数字管心上的管心至管心焊盘(例如经过一个多路复用器)。然后，由模拟管心上的另一个多路复用器接收该测试值。由从动驱动器可以控制模拟管心上的这个多路复用器，将所接收的测试值传送给从驱动器，然后在串行总线接口上提供该数值。对经数字管心提供的测试值和来自串行总线接口的检测值进行比较，以保证适当的连接性。
这样，串行总线接口可以用于测试对模拟管心的读和写。串行总线接口用于控制模拟管心上的多路复用器，测试管心至管心的互连接性。串行总线接口也用于经过数字管心，将测试值提供给模拟管心(用于写)并取回由模拟管心经过管心至管心互连接所接收的测试值(用于读)。
本发明的另一方面提供技术，以控制模拟管心及或许数字管心上的电路和/或电源，为了在等待模式期间转换电源。可以激活无线通信系统中的远地端，并在某个时间段全速运行，而在其他时间段关掉电源或进入等待模式，以保存电源并延长在电池重新充电之间的工作寿命。在等待模式，希望尽可能地使更多电路关掉电源，以减少电源消耗。然而，关掉电源的电路还会导致漏电流，漏电流能使远地端的工作寿命变短。可通过使供给这些电路的电源“崩溃”(例如，降低到0伏)，可以消除这种漏电流。
对于按上述方式实现的混合信号IC，希望在等待模式时，尽可能地将模拟管心内更多的电路断电和/或使电源崩溃。当提供所需性能激活时，在模拟管心上的模拟电路可能消耗(相对地)大量的电流。模拟电路也可按与数字电路不同的电压工作。例如，模拟电路工作的电源电压为3.3伏，而数字电路工作的电源电压为1.8伏。可以从外部电源(例如，电源管理装置)经外部引脚给模拟管心供电。
在实施例中，串行总线接口用于控制某些或全部模拟电路的运行，并在等待模式期间崩溃电源。模拟管心上的从驱动器可以设计成基于数字式电源工作，在整个等待模式周期维持运行。在模拟管心上提供电平偏移电路，将来自从驱动器的数字控制信号转换为所需的信号电平，该信号电平是控制模拟管心上各种类型的模拟电路(例如振荡器，相锁环电路，前端接收机电路，等等)所需的。从动驱动器从数字管心经过串行总线接口接收命令，以控制模拟管心上的电路运行。在响应时，从驱动器产生控制信号，命令模拟管心上的模拟电路按规定方式运行。从驱动器能够维持电路的设置，因为既使在等待模式，从驱动器还通电。
在等待模式，串行总线接口用于命令电源管理装置崩溃模拟管心内所选电路(所有电路或子电路)的电压。这消除了漏电流，并延长了工作寿命。当不在等待模式时，串行总线接口用于命令电源管理装置给模拟管心提供电压。
这里描述的电压“可伸缩”技术也可以应用于其他的混合信号设计中，在这些设计中，模拟和数字管心不是堆积的，并可以进一步封装在分立封装内。在所述电压可伸缩技术中，等待模式时崩溃模拟管心内某些或所有电路上的电压(例如，到0伏)。电压可伸缩技术也可应用于数字管心的各种(选择的)模块。
提供所公开实施例的先前描述，使技术熟练的任何人员能够制作或使用本发明。技术熟练的人员容易明白对这些实施例的各种修改，并且，这里所定义的一般原理可以应用到其他实施例，并没有背离本发明的精神和范畴。这样，本发明不倾向限制于这里所示的实施例，但符合与这里所描述的原理和新颖功能相一致的广泛范畴。

Claims (19)

1、一种混合信号集成电路，其特征在于，包括：
封装衬底，含有许多焊盘；
第一颗管心，含有许多焊盘，放置在所述封装衬底的顶部表面，其中，在所述第一颗管心上制造主要的数字电路；及
第二颗管心，含有许多焊盘，放置在所述第一颗管心顶部表面，其中，在所述第二颗管心上制造主要的模拟电路。
2、按照权利要求1的所述集成电路，其特征在于，所述第一颗和第二颗管心的每一颗的所述许多焊盘位于所述管心边缘附近。
3、按照权利要求1的所述集成电路，其特征在于，所述第一颗管心包括
第一组焊盘，用于与所述第二颗管心上相关焊盘互连接，及
第二组焊盘，用于与所述封装衬底上相关焊盘互连接。
4、按照权利要求3的所述集成电路，其特征在于，所述第一和第二组的焊盘是数字化间的。
5、按照权利要求3的所述集成电路，其特征在于，所述第一和第二组的焊盘交替地沿直线排列。
6、按照权利要求1的所述集成电路，其特征在于，所述第一颗管心包括远离所述第一颗管心边缘的一组焊盘。
7、按照权利要求1的所述集成电路，其特征在于，将所述封装衬底和第一及第二颗管心密封在单个封装内。
8、按照权利要求1的所述集成电路，其特征在于，所述封装衬底和所述第一及第二颗管心尺寸具有符合标准封装规格的外形。
9、按照权利要求8的所述集成电路，其特征在于，所述标准封装是一种球珊阵列。
10、按照权利要求1的所述集成电路，其特征在于，所述第一颗和第二颗管心的每一颗来自晶片，所述晶片已经过处理达到特定的厚度。
11、按照权利要求10的所述集成电路，其特征在于，所述特定厚度是通过对所述晶片进行背研(back grinding)获得的。
12、按照权利要求1的所述集成电路，其特征在于，所述第一颗和第二颗管心是用两种不同集成电路加工技术制造的。
13、按照权利要求1的所述集成电路，其特征在于，所述第一颗管心是用CMOS加工技术制造的。
14、一种混合信号集成电路，其特征在于，包括：
封装衬底，含有许多焊盘；
第一颗管心，含有许多焊盘，并且放置在所述封装衬底的顶部，其中，主要数字电路制造在所述第一颗管心上；
第二颗管心，含有许多焊盘，并且放置在一部分所述第一颗管心的顶部，其中，主要模拟电路制造在所述第二颗管心上；及
封装，密封所述封装衬底和所述第一颗及第二颗管心；及
其中，用两种不同集成电路(IC)加工技术制造所述第一颗和第二颗管心。
15、一种混合信号集成电路，其特征在于，包括：
第一颗管心，含有制造的主要数字电路；及
第二颗管心，含有制造的主要模拟电路，所述第二颗管心进一步包括耦合到接口的控制单元和一个或多个焊盘，用于接收供给所述模拟电路的一个或多个信号，其中将所述控制单元配置成控制所述第二颗管心上所选部分模拟电路的运行模式，及其中，在等待运行模式期间，能够减少所选择的一个供给信号的电压。
16、按照权利要求15所述的集成电路，其特征在于，在所述等待运行模式期间，将所选择的供给信号的电压崩溃到零。
17、按照权利要求15所述的集成电路，其特征在于，在所述等待运行模式期间，将所述控制单元维持通电。
18、一种用于测试密封在单个封装内的第一颗和第二颗管心之间的接口的方法，其特征在于，所述方法包括：
给串行总线接口提供第一个控制值，其中，所述第一个控制值直接将第一个待发送的测试值从所述第一颗管心传送到所述第二颗管心；
经过互连导线将所述第一个测试值从所述第一颗管心发送到所述第二颗管心，以响应所述第一个控制值；
在所述第二颗管心上接收所述第一个测试值；及
将所述第一个控制值与所述接收的第一个测试值进行比较，以检验所述互连导线的连接性。
19、按照权利要求18所述的方法，其特征在于，进一步包括：
经过所述互连导线将第二个测试数值从所述第二颗管心发送给所述第一颗管心；
检测所述第一颗管心上的所述第二个测试数值；
提供所述检测的第二个测试值，作为所述串行总线接口上的第二个控制值；及
将所述第二个控制值与所述第二个测试值进行比较，以检验所述互连导线的连接性。
CNB028058496A 2001-03-02 2002-02-22 一种集成电路及其封装 Expired - Lifetime CN100355071C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/798,198 US6472747B2 (en) 2001-03-02 2001-03-02 Mixed analog and digital integrated circuits
US09/798,198 2001-03-02

Publications (2)

Publication Number Publication Date
CN1498423A true CN1498423A (zh) 2004-05-19
CN100355071C CN100355071C (zh) 2007-12-12

Family

ID=25172776

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028058496A Expired - Lifetime CN100355071C (zh) 2001-03-02 2002-02-22 一种集成电路及其封装

Country Status (11)

Country Link
US (1) US6472747B2 (zh)
EP (1) EP1407491A2 (zh)
JP (5) JP2004523912A (zh)
KR (4) KR100940404B1 (zh)
CN (1) CN100355071C (zh)
AU (1) AU2002238123A1 (zh)
BR (1) BR0207798A (zh)
HK (1) HK1062958A1 (zh)
MY (1) MY122792A (zh)
TW (1) TWI246737B (zh)
WO (1) WO2002071486A2 (zh)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100420993C (zh) * 2005-04-28 2008-09-24 乐金显示有限公司 集成芯片以及采用该集成芯片的平板显示器件
CN101593747B (zh) * 2008-05-30 2011-05-18 联发科技股份有限公司 半导体装置组合及在半导体装置组合中建立电连接的方法
CN102208382A (zh) * 2010-03-29 2011-10-05 广达电脑股份有限公司 具有侧边接脚的集成电路封装元件
US8049321B2 (en) 2008-05-30 2011-11-01 Mediatek Inc. Semiconductor device assembly and method thereof
CN109119384A (zh) * 2017-06-23 2019-01-01 英飞凌科技股份有限公司 具有多裸片通信的集成电路封装体
CN110556290A (zh) * 2018-06-01 2019-12-10 辛纳普蒂克斯公司 堆叠晶片集成电路
CN111294036A (zh) * 2019-07-17 2020-06-16 锐迪科创微电子（北京）有限公司 焊盘复用装置及电子设备

Families Citing this family (103)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6995808B2 (en) * 2002-01-24 2006-02-07 Sige Semiconductor Inc. Television tuner
US6577018B1 (en) * 2000-08-25 2003-06-10 Micron Technology, Inc. Integrated circuit device having reduced bow and method for making same
US7444575B2 (en) * 2000-09-21 2008-10-28 Inapac Technology, Inc. Architecture and method for testing of an integrated circuit device
US7240254B2 (en) * 2000-09-21 2007-07-03 Inapac Technology, Inc Multiple power levels for a chip within a multi-chip semiconductor package
US6812726B1 (en) * 2002-11-27 2004-11-02 Inapac Technology, Inc. Entering test mode and accessing of a packaged semiconductor device
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US7765095B1 (en) 2000-10-26 2010-07-27 Cypress Semiconductor Corporation Conditional branching in an in-circuit emulation system
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US6981090B1 (en) * 2000-10-26 2005-12-27 Cypress Semiconductor Corporation Multiple use of microcontroller pad
US6892310B1 (en) * 2000-10-26 2005-05-10 Cypress Semiconductor Corporation Method for efficient supply of power to a microcontroller
US6724220B1 (en) 2000-10-26 2004-04-20 Cyress Semiconductor Corporation Programmable microcontroller architecture (mixed analog/digital)
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
JP3839267B2 (ja) * 2001-03-08 2006-11-01 株式会社ルネサステクノロジ 半導体装置及びそれを用いた通信端末装置
US6680219B2 (en) * 2001-08-17 2004-01-20 Qualcomm Incorporated Method and apparatus for die stacking
SG102637A1 (en) * 2001-09-10 2004-03-26 Micron Technology Inc Bow control in an electronic package
US20030060185A1 (en) * 2001-09-14 2003-03-27 Fisher Richard J. Wireless control and/or data acquisition system in an integrated circuit package
US8001439B2 (en) 2001-09-28 2011-08-16 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8166361B2 (en) 2001-09-28 2012-04-24 Rambus Inc. Integrated circuit testing module configured for set-up and hold time testing
US8286046B2 (en) 2001-09-28 2012-10-09 Rambus Inc. Integrated circuit testing module including signal shaping interface
US7313740B2 (en) * 2002-07-25 2007-12-25 Inapac Technology, Inc. Internally generating patterns for testing in an integrated circuit device
US7406674B1 (en) 2001-10-24 2008-07-29 Cypress Semiconductor Corporation Method and apparatus for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8042093B1 (en) 2001-11-15 2011-10-18 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US8069405B1 (en) 2001-11-19 2011-11-29 Cypress Semiconductor Corporation User interface for efficiently browsing an electronic document using data-driven tabs
US6971004B1 (en) 2001-11-19 2005-11-29 Cypress Semiconductor Corp. System and method of dynamically reconfiguring a programmable integrated circuit
US7770113B1 (en) 2001-11-19 2010-08-03 Cypress Semiconductor Corporation System and method for dynamically generating a configuration datasheet
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US7774190B1 (en) 2001-11-19 2010-08-10 Cypress Semiconductor Corporation Sleep and stall in an in-circuit emulation system
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US7308608B1 (en) 2002-05-01 2007-12-11 Cypress Semiconductor Corporation Reconfigurable testing system and method
US7761845B1 (en) 2002-09-09 2010-07-20 Cypress Semiconductor Corporation Method for parameterizing a user module
JP2004111656A (ja) * 2002-09-18 2004-04-08 Nec Electronics Corp 半導体装置及び半導体装置の製造方法
US8063650B2 (en) 2002-11-27 2011-11-22 Rambus Inc. Testing fuse configurations in semiconductor devices
JP2007508688A (ja) * 2003-10-10 2007-04-05 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 電子装置及びそのためのキャリア基板
CN100340970C (zh) * 2004-02-11 2007-10-03 复旦大学 可编程数模混合器
US7295049B1 (en) 2004-03-25 2007-11-13 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US7342310B2 (en) * 2004-05-07 2008-03-11 Avago Technologies General Ip Pte Ltd Multi-chip package with high-speed serial communications between semiconductor die
US7077218B2 (en) * 2004-05-20 2006-07-18 Black & Decker Inc. Motor housing and assembly process for power tool
US8200879B1 (en) * 2004-06-29 2012-06-12 National Semiconductor Corporation Memory interface including an efficient variable-width bus
US8286125B2 (en) 2004-08-13 2012-10-09 Cypress Semiconductor Corporation Model for a hardware device-independent method of defining embedded firmware for programmable systems
US8082531B2 (en) 2004-08-13 2011-12-20 Cypress Semiconductor Corporation Method and an apparatus to design a processing system using a graphical user interface
US8069436B2 (en) * 2004-08-13 2011-11-29 Cypress Semiconductor Corporation Providing hardware independence to automate code generation of processing device firmware
DE102004049744B4 (de) * 2004-10-13 2009-07-30 Infineon Technologies Ag Schaltungsanordnung
GB2422484B (en) * 2005-01-21 2006-12-06 Artimi Ltd Integrated circuit die connection methods and apparatus
EP1688847B1 (en) * 2005-02-03 2011-05-04 Texas Instruments Incorporated Die-to-die interconnect interface and protocol for stacked semiconductor dies
US7332976B1 (en) 2005-02-04 2008-02-19 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US8749011B2 (en) * 2005-02-28 2014-06-10 Broadcom Corporation System and method for reducing voltage drops in integrated circuits
JP4748648B2 (ja) * 2005-03-31 2011-08-17 ルネサスエレクトロニクス株式会社 半導体装置
US7400183B1 (en) 2005-05-05 2008-07-15 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
US8089461B2 (en) 2005-06-23 2012-01-03 Cypress Semiconductor Corporation Touch wake for electronic devices
JP2007036649A (ja) * 2005-07-27 2007-02-08 Orion Denki Kk テレビ放送受信装置
JP4586664B2 (ja) * 2005-07-28 2010-11-24 セイコーエプソン株式会社 半導体装置及び電子機器
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US8710675B2 (en) * 2006-02-21 2014-04-29 Stats Chippac Ltd. Integrated circuit package system with bonding lands
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US8537121B2 (en) 2006-05-26 2013-09-17 Cypress Semiconductor Corporation Multi-function slider in touchpad
US8089472B2 (en) * 2006-05-26 2012-01-03 Cypress Semiconductor Corporation Bidirectional slider with delete function
TW200818451A (en) * 2006-06-02 2008-04-16 Renesas Tech Corp Semiconductor device
EP1901085B1 (en) * 2006-09-12 2014-05-28 u-blox AG GNSS Receiver IC package
DE102006044016A1 (de) * 2006-09-15 2008-04-03 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Stapelbare Funktionsschicht für ein modulares mikroelektronisches System
JP2008078367A (ja) * 2006-09-21 2008-04-03 Renesas Technology Corp 半導体装置
WO2008084841A1 (ja) * 2007-01-11 2008-07-17 Nec Corporation 半導体装置
JP4692503B2 (ja) * 2007-03-23 2011-06-01 セイコーエプソン株式会社 半導体装置及び電子機器
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8516025B2 (en) 2007-04-17 2013-08-20 Cypress Semiconductor Corporation Clock driven dynamic datapath chaining
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US8040266B2 (en) 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US9564902B2 (en) * 2007-04-17 2017-02-07 Cypress Semiconductor Corporation Dynamically configurable and re-configurable data path
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8266575B1 (en) 2007-04-25 2012-09-11 Cypress Semiconductor Corporation Systems and methods for dynamically reconfiguring a programmable system on a chip
US8065653B1 (en) 2007-04-25 2011-11-22 Cypress Semiconductor Corporation Configuration of programmable IC design elements
JP4940064B2 (ja) * 2007-08-28 2012-05-30 ルネサスエレクトロニクス株式会社 半導体装置
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
JP4973443B2 (ja) * 2007-10-22 2012-07-11 株式会社デンソー センサ装置
US8102062B1 (en) * 2007-12-28 2012-01-24 Sandisk Technologies Inc. Optionally bonding either two sides or more sides of integrated circuits
US8471582B2 (en) * 2009-01-27 2013-06-25 Qualcomm Incorporated Circuit for detecting tier-to-tier couplings in stacked integrated circuit devices
JP2010192680A (ja) * 2009-02-18 2010-09-02 Elpida Memory Inc 半導体装置
US7821281B2 (en) * 2009-02-23 2010-10-26 Faraday Technology Corp. Method and apparatus of testing die to die interconnection for system in package
US9448964B2 (en) * 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
JP2011243790A (ja) * 2010-05-19 2011-12-01 Panasonic Electric Works Co Ltd 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板
KR20120035297A (ko) * 2010-10-05 2012-04-16 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
US8742597B2 (en) * 2012-06-29 2014-06-03 Intel Corporation Package substrates with multiple dice
JP5959097B2 (ja) * 2012-07-03 2016-08-02 ルネサスエレクトロニクス株式会社 半導体装置
US10461799B2 (en) * 2012-11-08 2019-10-29 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated transmitter and receiver front end module, transceiver, and related method
WO2014132835A1 (ja) * 2013-02-26 2014-09-04 ピーエスフォー ルクスコ エスエイアールエル 半導体装置
KR102064870B1 (ko) 2013-08-16 2020-02-11 삼성전자주식회사 반도체 패키지
US9343418B2 (en) * 2013-11-05 2016-05-17 Xilinx, Inc. Solder bump arrangements for large area analog circuitry
US9304163B2 (en) * 2013-11-07 2016-04-05 Qualcomm Incorporated Methodology for testing integrated circuits
IN2013CH05121A (zh) 2013-11-12 2015-05-29 Sandisk Technologies Inc
US10056352B2 (en) * 2014-07-11 2018-08-21 Intel IP Corporation High density chip-to-chip connection
US20160329312A1 (en) * 2015-05-05 2016-11-10 Sean M. O'Mullan Semiconductor chip with offloaded logic
US9929123B2 (en) 2015-06-08 2018-03-27 Analog Devices, Inc. Resonant circuit including bump pads
US9438241B1 (en) 2015-08-31 2016-09-06 Avago Technologies General Ip (Singapore) Pte. Ltd. Multipurpose pads used as digital serial and analog interface
DE112016003966T5 (de) * 2015-09-01 2018-06-14 Sony Corporation Gestapelter Körper
US9520356B1 (en) 2015-09-09 2016-12-13 Analog Devices, Inc. Circuit with reduced noise and controlled frequency
JP2018092690A (ja) * 2016-11-30 2018-06-14 ルネサスエレクトロニクス株式会社 半導体装置および半導体集積システム
US10497669B2 (en) * 2016-12-21 2019-12-03 Intel Corporation Hybrid die stacking
TWI607223B (zh) * 2017-03-24 2017-12-01 Press-measuring mechanism for stacked package electronic components and test classification equipment for application thereof
TWI686924B (zh) * 2018-10-18 2020-03-01 普誠科技股份有限公司 積體電路及其測試方法
US11211378B2 (en) * 2019-07-18 2021-12-28 International Business Machines Corporation Heterogeneous integration structure for artificial intelligence computing

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59143354A (ja) * 1983-02-04 1984-08-16 Mitsubishi Electric Corp 半導体集積回路装置
JPS61287133A (ja) * 1985-06-13 1986-12-17 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
US4922492A (en) * 1988-05-13 1990-05-01 National Semiconductor Corp. Architecture and device for testable mixed analog and digital VLSI circuits
JPH0360062A (ja) * 1989-07-27 1991-03-15 Nec Ic Microcomput Syst Ltd 半導体集積回路装置
JP2822624B2 (ja) * 1990-07-03 1998-11-11 三菱電機株式会社 非接触ｉｃカード
JPH0582717A (ja) * 1991-09-24 1993-04-02 Toshiba Corp 半導体集積回路装置
JPH05145021A (ja) * 1991-11-20 1993-06-11 Yamaha Corp 集積回路装置
US5237698A (en) * 1991-12-03 1993-08-17 Rohm Co., Ltd. Microcomputer
JP3180421B2 (ja) 1992-03-30 2001-06-25 日本電気株式会社 テスト回路を内蔵したアナログ・ディジタル混在マスタ
JPH05284024A (ja) * 1992-04-06 1993-10-29 Oki Electric Ind Co Ltd 半導体集積回路
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
JPH05343609A (ja) * 1992-06-04 1993-12-24 Nec Corp 半導体集積回路装置
US5581176A (en) * 1993-05-24 1996-12-03 North American Philips Corporation Analog autonomous test bus framework for testing integrated circuits on a printed circuit board
GB2278689B (en) * 1993-06-02 1997-03-19 Ford Motor Co Method and apparatus for testing integrated circuits
JPH07135468A (ja) * 1993-11-10 1995-05-23 Nec Corp Ｄ／ａコンバータ装置
JPH08167703A (ja) * 1994-10-11 1996-06-25 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法、ならびにメモリコアチップ及びメモリ周辺回路チップ
TW280897B (zh) * 1994-10-27 1996-07-11 Ibm
US5861666A (en) * 1995-08-30 1999-01-19 Tessera, Inc. Stacked chip assembly
JP3578366B2 (ja) * 1995-10-17 2004-10-20 株式会社ルネサステクノロジ 混成集積回路装置
US6014586A (en) * 1995-11-20 2000-01-11 Pacesetter, Inc. Vertically integrated semiconductor package for an implantable medical device
JP3492057B2 (ja) * 1995-12-14 2004-02-03 株式会社日立製作所 マルチチップｉｃカード及びそれを用いたｉｃカードシステム
US5723906A (en) * 1996-06-07 1998-03-03 Hewlett-Packard Company High-density wirebond chip interconnect for multi-chip modules
US6057598A (en) * 1997-01-31 2000-05-02 Vlsi Technology, Inc. Face on face flip chip integration
JP3203200B2 (ja) * 1997-03-10 2001-08-27 三洋電機株式会社 半導体装置
JPH10256473A (ja) * 1997-03-10 1998-09-25 Sanyo Electric Co Ltd 半導体装置
JPH10294423A (ja) * 1997-04-17 1998-11-04 Nec Corp 半導体装置
JP3111312B2 (ja) * 1997-10-29 2000-11-20 ローム株式会社 半導体装置
US5969562A (en) 1997-10-30 1999-10-19 Alesis Studio Electronics, Inc. Low noise method for interconnecting analog and digital integrated circuits
JPH11168185A (ja) * 1997-12-03 1999-06-22 Rohm Co Ltd 積層基板体および半導体装置
KR100253397B1 (ko) * 1997-12-30 2000-04-15 김영환 칩단위 패키지 및 그의 제조방법
JP3481444B2 (ja) * 1998-01-14 2003-12-22 シャープ株式会社 半導体装置及びその製造方法
JPH11220091A (ja) * 1998-02-02 1999-08-10 Toshiba Microelectronics Corp 半導体装置
CN1145892C (zh) * 1998-03-12 2004-04-14 松下电器产业株式会社 总线选择装置以及具有该装置的半导体集成电路系统
JPH11355387A (ja) * 1998-06-09 1999-12-24 Hitachi Ltd 半導体集積回路
JP3179420B2 (ja) * 1998-11-10 2001-06-25 日本電気株式会社 半導体装置
US6229227B1 (en) * 1998-12-28 2001-05-08 Kawasaki Steel Corporation Programmable-value on-chip passive components for integrated circuit (IC) chips, and systems utilizing same
JP2000206208A (ja) * 1999-01-20 2000-07-28 Mitsubishi Electric Corp 半導体集積回路装置およびそのテスト方法
JP3876088B2 (ja) * 1999-01-29 2007-01-31 ローム株式会社 半導体チップおよびマルチチップ型半導体装置
US6078539A (en) * 1999-02-04 2000-06-20 Saifun Semiconductors Ltd. Method and device for initiating a memory array during power up
JP3876095B2 (ja) * 1999-05-19 2007-01-31 ローム株式会社 マルチチップ型半導体装置
US6198166B1 (en) * 1999-07-01 2001-03-06 Intersil Corporation Power semiconductor mounting package containing ball grid array
JP2001035146A (ja) * 1999-07-22 2001-02-09 Hitachi Ltd 半導体記憶装置
JP2001185676A (ja) * 1999-12-24 2001-07-06 Sharp Corp 半導体装置
US6369448B1 (en) * 2000-01-21 2002-04-09 Lsi Logic Corporation Vertically integrated flip chip semiconductor package
JP3737333B2 (ja) * 2000-03-17 2006-01-18 沖電気工業株式会社 半導体装置
JP2002057270A (ja) * 2000-08-08 2002-02-22 Sharp Corp チップ積層型半導体装置
US7061154B2 (en) * 2004-03-24 2006-06-13 Honeywell International, Inc. Lightweight wedge design for high speed generators

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100420993C (zh) * 2005-04-28 2008-09-24 乐金显示有限公司 集成芯片以及采用该集成芯片的平板显示器件
CN101593747B (zh) * 2008-05-30 2011-05-18 联发科技股份有限公司 半导体装置组合及在半导体装置组合中建立电连接的方法
US8049321B2 (en) 2008-05-30 2011-11-01 Mediatek Inc. Semiconductor device assembly and method thereof
US8361757B2 (en) 2008-05-30 2013-01-29 Mediatek Inc. Semiconductor device assembly and method thereof
CN102208382A (zh) * 2010-03-29 2011-10-05 广达电脑股份有限公司 具有侧边接脚的集成电路封装元件
CN102208382B (zh) * 2010-03-29 2013-05-22 广达电脑股份有限公司 具有侧边接脚的集成电路封装元件
CN109119384A (zh) * 2017-06-23 2019-01-01 英飞凌科技股份有限公司 具有多裸片通信的集成电路封装体
CN110556290A (zh) * 2018-06-01 2019-12-10 辛纳普蒂克斯公司 堆叠晶片集成电路
CN111294036A (zh) * 2019-07-17 2020-06-16 锐迪科创微电子（北京）有限公司 焊盘复用装置及电子设备

Also Published As

Publication number Publication date
JP2014013918A (ja) 2014-01-23
KR20080050637A (ko) 2008-06-09
KR100862405B1 (ko) 2008-10-08
JP2009152616A (ja) 2009-07-09
JP2014241422A (ja) 2014-12-25
KR20040030519A (ko) 2004-04-09
TWI246737B (en) 2006-01-01
KR20090077026A (ko) 2009-07-13
JP2018022903A (ja) 2018-02-08
WO2002071486A2 (en) 2002-09-12
JP6537789B2 (ja) 2019-07-03
HK1062958A1 (en) 2004-12-03
US6472747B2 (en) 2002-10-29
AU2002238123A1 (en) 2002-09-19
US20020121679A1 (en) 2002-09-05
CN100355071C (zh) 2007-12-12
EP1407491A2 (en) 2004-04-14
MY122792A (en) 2006-05-31
BR0207798A (pt) 2004-07-06
KR100940404B1 (ko) 2010-02-02
WO2002071486A3 (en) 2003-12-24
JP2004523912A (ja) 2004-08-05
KR20080050638A (ko) 2008-06-09
JP5931814B2 (ja) 2016-06-08

Similar Documents

Publication Publication Date Title
CN1498423A (zh) 混合模拟和数字集成电路
US7936074B2 (en) Programmable system in package
US7276928B2 (en) System and method for testing devices utilizing capacitively coupled signaling
US20170179082A1 (en) Method for interconnecting stacked semiconductor devices
US20050264965A1 (en) Semiconductor integrated circuit device and method for fabricating the same
US20100065846A1 (en) System in package and socket
CN105450251A (zh) 小型化双收双发通用终端系统级封装方法
US7530044B2 (en) Method for manufacturing a programmable system in package
WO1996029737A1 (en) A high density integrated circuit assembly combining leadframe leads with conductive traces
CN101479846B (zh) 利用已形成的耦合件进行倒装互连
JPH04129250A (ja) 薄型混成集積回路基板
US6225821B1 (en) Package migration for related programmable logic devices
JP2004198197A (ja) スイッチ回路装置およびその検査方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1062958

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1062958

Country of ref document: HK

CX01 Expiry of patent term

Granted publication date: 20071212

CX01 Expiry of patent term