JP2011243790A - 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 - Google Patents
配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 Download PDFInfo
- Publication number
- JP2011243790A JP2011243790A JP2010115250A JP2010115250A JP2011243790A JP 2011243790 A JP2011243790 A JP 2011243790A JP 2010115250 A JP2010115250 A JP 2010115250A JP 2010115250 A JP2010115250 A JP 2010115250A JP 2011243790 A JP2011243790 A JP 2011243790A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- insulating layer
- connection terminal
- main body
- resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
- H05K3/182—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method
- H05K3/184—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method using masks
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1603—Process or apparatus coating on selected surface areas
- C23C18/1607—Process or apparatus coating on selected surface areas by direct patterning
- C23C18/1608—Process or apparatus coating on selected surface areas by direct patterning from pretreatment step, i.e. selective pre-treatment
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1633—Process of electroless plating
- C23C18/1646—Characteristics of the product obtained
- C23C18/165—Multilayered product
- C23C18/1653—Two or more layers with at least one layer obtained by electroless plating and one layer obtained by electroplating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/18—Pretreatment of the material to be coated
- C23C18/1851—Pretreatment of the material to be coated of surfaces of non-metallic or semiconducting in organic material
- C23C18/1872—Pretreatment of the material to be coated of surfaces of non-metallic or semiconducting in organic material by chemical pretreatment
- C23C18/1886—Multistep pretreatment
- C23C18/1893—Multistep pretreatment with use of organic or inorganic compounds other than metals, first
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/06—Wires; Strips; Foils
- C25D7/0607—Wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
- H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2405—Shape
- H01L2224/24051—Conformal with the semiconductor or solid-state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/24146—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the HDI interconnect connecting to the same level of the lower semiconductor or solid-state body at which the upper semiconductor or solid-state body is mounted
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2499—Auxiliary members for HDI interconnects, e.g. spacers, alignment aids
- H01L2224/24996—Auxiliary members for HDI interconnects, e.g. spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/24998—Reinforcing structures, e.g. ramp-like support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82035—Reshaping, e.g. forming vias by heating means
- H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
- H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06551—Conductive connections on the side of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01056—Barium [Ba]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0264—Peeling insulating layer, e.g. foil, or separating mask
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/072—Electroless plating, e.g. finish plating or initial plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0723—Electroplating, e.g. finish plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0756—Uses of liquids, e.g. rinsing, coating, dissolving
- H05K2203/0769—Dissolving insulating materials, e.g. coatings, not used for developing resist after exposure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1407—Applying catalyst before applying plating resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
- H05K2203/1469—Circuit made after mounting or encapsulation of the components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Mechanical Engineering (AREA)
- Inorganic Chemistry (AREA)
- Electrochemistry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Combinations Of Printed Boards (AREA)
- Chemically Coating (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
【解決手段】複数の接続端子101a,102aが露出する半導体装置1の表面に絶縁層103を形成し、絶縁層の表面に樹脂被膜104を形成し、樹脂被膜の表面側から樹脂被膜の厚みと同じ又は厚みを超える深さの溝105を接続対象の接続端子の近傍を通過するように形成すると共に、その近傍通過部分から接続対象の接続端子に到達する連通孔106,107を形成し、溝及び連通孔の表面にメッキ触媒又はその前駆体を被着させ、樹脂被膜を溶解又は膨潤させることにより除去し、無電解メッキを行うことによりメッキ触媒又はメッキ触媒前駆体から形成されるメッキ触媒が残留する部分のみにメッキ膜を形成することにより、絶縁層の表面に位置する本体部と、この本体部から分岐して絶縁層の内部に延び、接続対象の接続端子に到達する分岐部とを有する配線108を設ける。
【選択図】図1
Description
図1及び図2を参照し、本発明の第1の実施形態に係る配線方法を説明する。図中、符号1は複数の被接続部が露出する構造物、符号10は半導体装置、符号100は封止樹脂で封止された半導体装置、符号101は絶縁基材、符号101aは絶縁基材の接続端子(被接続部)、符号102は半導体チップ、符号102aは半導体チップの接続端子(被接続部)、符号103は絶縁層、符号104は樹脂被膜、符号105は溝、符号106,107は連通孔、符号108は配線、符号108aは配線本体部、符号108bは配線分岐部、符号108xはメッキ触媒、符号109は封止樹脂である。
第1実施形態に係る配線方法においては、まず、図1(A)に示すように、絶縁基材101に半導体チップ102が搭載された構造物1を準備する。半導体チップ102としては、例えば、IC、LSI、VLSI、LEDチップ等である。絶縁基材101の表面には複数の接続端子101aが設けられ、半導体チップ102の表面には複数の接続端子102aが設けられている。これらの接続端子101a,102aは構造物1の表面に露出している。
(絶縁基材)
絶縁基材101としては、従来から半導体チップの実装に用いられているような各種有機基材や無機基材が特に限定なく用いられ得る。有機基材の具体例としては、エポキシ樹脂、アクリル樹脂、ポリカーボネート樹脂、ポリイミド樹脂、ポリフェニレンスルフィド樹脂、ポリフェニレンエーテル樹脂、シアネート樹脂、ベンゾオキサジン樹脂、ビスマレイミド樹脂等からなる基材が挙げられる。
絶縁層103としては、樹脂等の絶縁性有機材料や、シリカ(SiO2)等をはじめとするセラミックス等の絶縁性無機材料等が挙げられる。その他、絶縁基材101を構成する材料と同様の材料でもよい。
樹脂被膜104の形成方法は、図1(C)に示したように、少なくとも、絶縁層103の表面に樹脂被膜104が形成されるような方法であれば、特に限定されない。具体的には、例えば、絶縁層103の全面に、樹脂被膜104を形成し得る液状材料を塗布した後、乾燥させる方法や、予め支持基材に前記液状材料を塗布した後、乾燥することにより形成された被膜を絶縁層103の表面に転写する方法、あるいは貼り合せる方法等が挙げられる。なお、液状材料を塗布する方法としては、特に限定されない。具体的には、例えば、従来から知られたスピンコート法やバーコータ法、ディッピング法やスプレー法等が挙げられる。
メッキ触媒108xは、メッキ処理工程において無電解メッキ膜を形成したい部分のみに無電解メッキ膜を形成するために予め付与される触媒である。メッキ触媒108xとしては、無電解メッキ用の触媒として従来用いられるものであれば、特に限定なく用いられ得る。また、メッキ触媒108xに代えて、メッキ触媒の前駆体を被着させ、樹脂被膜104の除去後にメッキ触媒を生成させてもよい。メッキ触媒108xの具体例としては、例えば、金属パラジウム(Pd)、白金(Pt)、銀(Ag)等が挙げられる。
メッキ処理工程における無電解メッキの方法としては、メッキ触媒108xが被着された構造物1を、無電解メッキ液の槽に浸漬して、メッキ触媒108xが被着された部分のみに無電解メッキ膜を析出させるような方法が用いられ得る。
図3を参照し、本発明の第2の実施形態に係る配線方法を説明する。図中、符号2は複数の被接続部が露出する構造物、符号20は半導体装置、符号200は封止樹脂で封止された半導体装置、符号201は絶縁基材、符号201aは絶縁基材の接続端子(被接続部)、符号202は半導体チップ、符号202aは半導体チップの接続端子(被接続部)、符号203は絶縁層、符号204は樹脂被膜、符号205は溝、符号206,207は連通孔、符号208は配線、符号208aは配線本体部、符号208bは配線分岐部、符号209は封止樹脂である。
図4を参照し、本発明の第3の実施形態に係る配線方法を説明する。図中、符号3は複数の被接続部が露出する構造物、符号30は表面に配線が設けられた構造物、符号300は封止樹脂で封止され、表面に配線が設けられた構造物、符号301は銅板、符号301aは接続端子(被接続部)、符号302はレジスト、符号303はニッケルメッキを介した金メッキ膜、符号304はキャビティ、符号305は半導体チップ、符号305aは半導体チップの接続端子(被接続部)、符号306は絶縁層、符号307は樹脂被膜、符号308は配線、符号308aは配線本体部、符号308bは配線分岐部、符号309は封止樹脂である。
図5を参照し、本発明の第4の実施形態に係る配線方法を説明する。ただし、第3実施形態と同じ又は相当する構成要素には第3実施形態と同じ符号を用い、第3実施形態と異なる部分のみ説明する。図中、符号302aは支持板である。
図6を参照し、本発明の第5の実施形態に係る半導体装置を説明する。図中、符号400は封止樹脂409で封止された半導体装置、符号401aは絶縁基材の接続端子(被接続部)、符号405は半導体チップ、符号405aは半導体チップの接続端子(被接続部)、符号406は絶縁層、符号408は配線、符号409は封止樹脂である。なお、封止樹脂409は、取り除かれたものとして描かれていない。また、配線408は、一部のみが描かれている。
図7を参照し、本発明の第6の実施形態に係る半導体装置を説明する。図中、符号500は封止樹脂で封止された半導体装置、符号501aは絶縁基材の接続端子(被接続部)、符号505は半導体チップ、符号505aは半導体チップの接続端子(被接続部)、符号506は絶縁層、符号508は配線、符号508aは配線本体部、符号508bは配線分岐部である。なお、封止樹脂は、取り除かれたものとして描かれていない。また、配線508は、一部のみが描かれている。
図8を参照し、本発明の第7の実施形態に係る配線方法を説明する。図中、符号6は複数の被接続部が露出する構造物、符号60a,60bは半導体装置、符号600は封止樹脂で封止された半導体装置、符号601は絶縁基材、符号601aは絶縁基材の接続端子(被接続部)、符号602は半導体チップ、符号602aは半導体チップの接続端子(被接続部)、符号603,613は絶縁層、符号604,614は樹脂被膜、符号608,618は配線、符号608a,618aは配線本体部、符号608b,618bは配線分岐部、符号609は封止樹脂である。
図9を参照し、本発明の第8の実施形態に係る配線基板を説明する。図中、符号700は配線基板、符号701はプリント配線板、符号701aはプリント配線板の接続端子(被接続部)、符号702は半導体装置、符号702aは半導体装置の接続端子(被接続部)、符号703は絶縁層、符号708は配線、符号708aは配線本体部、符号708bは配線分岐部である。なお、配線708は、一部のみが描かれている。
図10を参照し、本発明の第9の実施形態に係るメモリカードを説明する。図中、符号800はメモリカード、符号801は支持体、符号801aは支持体の接続端子(被接続部)、符号802はメモリパッケージ、符号802aはメモリパッケージの接続端子(被接続部)、符号803は絶縁層、符号808は配線、符号808aは配線本体部、符号808bは配線分岐部である。なお、配線808は、一部のみが描かれている。
図11を参照し、本発明の第10の実施形態に係る電気デバイスを説明する。図中、符号900は電気デバイス、符号901は絶縁基材、符号901aは絶縁基材の接続端子(被接続部)、符号902は受動素子、符号902aは受動素子の接続端子(被接続部)、符号903は絶縁層、符号908は配線、符号908aは配線本体部、符号908bは配線分岐部である。なお、配線908は、一部のみが描かれている。
図12を参照し、本発明の第11の実施形態に係るモジュールを説明する。図中、符号1000はモジュール、符号1001は支持体、符号1001aは支持体の接続端子(被接続部)、符号1002は電気デバイス、符号1002aは電気デバイスの接続端子(被接続部)、符号1003は絶縁層、符号1008は配線、符号1008aは配線本体部、符号1008bは配線分岐部である。なお、配線1008は、一部のみが描かれている。
図13を参照し、本発明の第12の実施形態に係る多層回路基板を説明する。図中、符号1100は多層回路基板、符号1101は最下層の回路基板、符号1101aは最下層の回路基板の接続端子(被接続部)、符号1102は第2層目以上の回路基板、符号1102aは第2層目以上の回路基板の接続端子(被接続部)、符号1102bは第2層目以上の回路基板の内部回路、符号1103は絶縁層、符号1108は配線、符号1108aは配線本体部、符号1108bは配線分岐部である。なお、配線1108は、一部のみが描かれている。
図14を参照し、本発明の第13の実施形態に係る半導体装置を説明する。図中、符号1200は半導体装置(スタックチップパッケージ)、符号1201は絶縁基材、符号1201aは絶縁基材の接続端子(被接続部)、符号1202は半導体チップ、符号1202aは半導体チップの接続端子(被接続部)、符号1203は絶縁層、符号1208は配線、符号1208aは配線本体部、符号1208bは配線分岐部、符号1209は封止樹脂である。なお、配線1208は、一部のみが描かれている。
101 絶縁基材
101a,102a 被接続部(接続端子)
102 半導体チップ
103 絶縁層
104 樹脂被膜
108 配線
108a 配線本体部
108b 配線分岐部
Claims (14)
- 構造物の表面に露出する複数の被接続部を相互に配線で接続するための配線方法であって、
複数の被接続部が露出する構造物の表面に絶縁層を形成する絶縁層形成工程、及び、
絶縁層の表面に位置する本体部と、この本体部から分岐して絶縁層の内部に延び、接続対象の被接続部に到達する分岐部とを有する配線を設ける配線形成工程、
を備えることを特徴とする配線方法。 - 配線形成工程は、
絶縁層の表面に樹脂被膜を形成する樹脂被膜形成工程、
樹脂被膜の表面側から樹脂被膜の厚みと同じ又は厚みを超える深さの溝を接続対象の被接続部の近傍を通過するように形成すると共に、その近傍通過部分から接続対象の被接続部に到達する連通孔を形成する溝孔形成工程、
前記溝及び前記連通孔の表面にメッキ触媒又はその前駆体を被着させる触媒被着工程、
前記樹脂被膜を溶解又は膨潤させることにより除去する樹脂被膜除去工程、及び、
無電解メッキを行うことにより前記メッキ触媒又は前記メッキ触媒前駆体から形成されるメッキ触媒が残留する部分のみにメッキ膜を形成するメッキ処理工程、
を含むことを特徴とする請求項1に記載の配線方法。 - 配線形成工程は、
メッキ処理工程の後、電解メッキを行うことによりメッキ膜を厚膜化する電解メッキ工程をさらに含むことを特徴とする請求項2に記載の配線方法。 - 樹脂被膜は蛍光性物質を含有し、
配線形成工程は、
樹脂被膜除去工程の後、メッキ処理工程の前に、前記蛍光性物質からの発光を用いて樹脂被膜の除去不良を検査する検査工程をさらに含むことを特徴とする請求項2又は3に記載の配線方法。 - 配線形成工程の後、
配線の本体部が露出する絶縁層の表面にさらに絶縁層を積層する絶縁層積層工程、及び、
積層した絶縁層の表面に位置する本体部と、この本体部から分岐して絶縁層の内部に延び、接続対象の被接続部に到達する分岐部とを有する配線を設ける追加配線形成工程、
を1回以上繰り返すことを特徴とする請求項1から4のいずれか1項に記載の配線方法。 - 複数の被接続部が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、接続対象の被接続部に到達していることを特徴とする表面に配線が設けられた構造物。 - 配線本体部が露出する絶縁層の表面に絶縁層が積層され、
この積層された絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、接続対象の被接続部に到達している構成が、
1段以上備えられていることを特徴とする請求項6に記載の表面に配線が設けられた構造物。 - 絶縁基材に半導体チップが搭載され、絶縁基材に設けられた接続端子及び半導体チップに設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、絶縁基材の接続端子及び/又は半導体チップの接続端子に到達していることを特徴とする半導体装置。 - プリント配線板に半導体装置が実装され、プリント配線板に設けられた接続端子及び半導体装置に設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、プリント配線板の接続端子及び/又は半導体装置の接続端子に到達していることを特徴とする配線基板。 - 支持体にメモリパッケージが取り付けられ、支持体に設けられた接続端子及びメモリパッケージに設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、支持体の接続端子及び/又はメモリパッケージの接続端子に到達していることを特徴とするメモリカード。 - 絶縁基材に受動素子が搭載され、絶縁基材に設けられた接続端子及び受動素子に設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、絶縁基材の接続端子及び/又は受動素子の接続端子に到達していることを特徴とする電気デバイス。 - 支持体に電気デバイスが取り付けられ、支持体に設けられた接続端子及び電気デバイスに設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、支持体の接続端子及び/又は電気デバイスの接続端子に到達していることを特徴とするモジュール。 - 複数の回路基板が多段に積み重ねられた状態で結合され、回路基板に設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、相互に異なる回路基板の接続端子に到達しており、
前記回路基板の接続端子は、回路基板の内部回路の端部であることを特長とする多層回路基板。 - 絶縁基材に複数の半導体チップが多段に積み重ねられた状態で搭載され、半導体チップに設けられた接続端子が露出する構造物の表面に絶縁層が形成され、
この絶縁層の表面に配線の本体部が設けられ、
この配線本体部から配線の分岐部が分岐し、
この配線分岐部が絶縁層の内部に延び、相互に異なる半導体チップの接続端子に到達していることを特徴とする半導体装置。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010115250A JP2011243790A (ja) | 2010-05-19 | 2010-05-19 | 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 |
TW100116399A TWI445477B (zh) | 2010-05-19 | 2011-05-10 | 配線方法、表面設有配線之構造物、半導體裝置、配線基板、記憶卡、電氣元件、模組及多層電路基板 |
PCT/JP2011/002628 WO2011145294A1 (ja) | 2010-05-19 | 2011-05-11 | 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 |
CN201180024358.2A CN102893711B (zh) | 2010-05-19 | 2011-05-11 | 配线方法、以及在表面设有配线的构造物、半导体装置、配线基板、存储卡、电气器件、模块及多层电路基板 |
EP11783233A EP2574156A1 (en) | 2010-05-19 | 2011-05-11 | Wiring method, structure having wiring provided on surface, semiconductor device, wiring board, memory card, electric device, module, and multilayer circuit board |
US13/698,975 US9082635B2 (en) | 2010-05-19 | 2011-05-11 | Wiring method, structure having wiring provided on surface, semiconductor device, wiring board, memory card, electric device, module and multilayer circuit board |
US14/733,308 US20150271924A1 (en) | 2010-05-19 | 2015-06-08 | Wiring method, structure having wiring provided on surface, semiconductor device, wiring board, memory card, electric device, module, and multilayer circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010115250A JP2011243790A (ja) | 2010-05-19 | 2010-05-19 | 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2011243790A true JP2011243790A (ja) | 2011-12-01 |
Family
ID=44991416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010115250A Pending JP2011243790A (ja) | 2010-05-19 | 2010-05-19 | 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 |
Country Status (6)
Country | Link |
---|---|
US (2) | US9082635B2 (ja) |
EP (1) | EP2574156A1 (ja) |
JP (1) | JP2011243790A (ja) |
CN (1) | CN102893711B (ja) |
TW (1) | TWI445477B (ja) |
WO (1) | WO2011145294A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013026625A (ja) * | 2011-07-18 | 2013-02-04 | Samsung Electronics Co Ltd | 半導体パッケージ及びその製造方法 |
JP2016039238A (ja) * | 2014-08-07 | 2016-03-22 | パナソニックIpマネジメント株式会社 | 絶縁樹脂シート、並びにそれを用いた回路基板および半導体パッケージ |
US9646908B2 (en) | 2015-07-23 | 2017-05-09 | Kabushiki Kaisha Toshiba | Method for manufacturing semiconductor device and semiconductor device |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013179877A1 (ja) * | 2012-05-29 | 2013-12-05 | 新日鐵住金株式会社 | 部品の破壊評価装置、部品の破壊評価方法、及びコンピュータプログラム |
TWI454202B (zh) * | 2013-03-15 | 2014-09-21 | Universal Scient Ind Shanghai | 電子封裝結構以及其製造方法 |
KR102339719B1 (ko) * | 2015-02-13 | 2021-12-15 | 삼성디스플레이 주식회사 | 표시 장치 |
TWI578868B (zh) * | 2016-01-13 | 2017-04-11 | 摩爾創新科技股份有限公司 | 曲面電路基板之製造方法 |
JP6691504B2 (ja) * | 2016-05-12 | 2020-04-28 | 信越化学工業株式会社 | ウエハ加工体及びその製造方法並びにウエハ上における有機膜の被覆性確認方法 |
JP6329589B2 (ja) * | 2016-06-13 | 2018-05-23 | 上村工業株式会社 | 皮膜形成方法 |
JP2018017975A (ja) * | 2016-07-29 | 2018-02-01 | 株式会社ジャパンディスプレイ | 電子機器の製造方法 |
CN106197004A (zh) * | 2016-08-30 | 2016-12-07 | 苏州康贝尔电子设备有限公司 | 一种自动收料的立式烤炉 |
JP6886992B2 (ja) | 2018-03-30 | 2021-06-16 | 恵和株式会社 | 光拡散板積層体、バックライトユニット、及び液晶表示装置 |
FR3090197B1 (fr) * | 2018-12-12 | 2023-01-06 | St Microelectronics Alps Sas | Dispositif électronique incluant des connexions électriques sur un bloc d’encapsulation |
JP2020119929A (ja) * | 2019-01-21 | 2020-08-06 | キオクシア株式会社 | 半導体装置 |
FR3123778A1 (fr) * | 2021-06-07 | 2022-12-09 | Eyco | Procédé de fabrication d’un circuit imprimé intégrant un composant électronique et module de carte à puce obtenu par ledit procédé. |
CN114302578A (zh) * | 2021-12-14 | 2022-04-08 | 生益电子股份有限公司 | 一种pcb的制备方法和pcb |
CN114269074A (zh) * | 2021-12-14 | 2022-04-01 | 生益电子股份有限公司 | 电路板及其制备方法 |
CN114340159A (zh) * | 2021-12-14 | 2022-04-12 | 生益电子股份有限公司 | 一种pcb的制备方法和pcb |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004165525A (ja) * | 2002-11-15 | 2004-06-10 | Sony Corp | 半導体装置及びその製造方法 |
JP2005064446A (ja) * | 2003-07-25 | 2005-03-10 | Dainippon Printing Co Ltd | 積層用モジュールの製造方法 |
JP2005108937A (ja) * | 2003-09-29 | 2005-04-21 | Dainippon Printing Co Ltd | 電子装置およびその製造方法 |
JP2007133630A (ja) * | 2005-11-10 | 2007-05-31 | Matsushita Electric Ind Co Ltd | カード型情報装置およびその製造方法 |
JP2009152616A (ja) * | 2001-03-02 | 2009-07-09 | Qualcomm Inc | 混合アナログおよびデジタル集積回路 |
JP2009158739A (ja) * | 2007-12-27 | 2009-07-16 | Toshiba Corp | 半導体装置と半導体記憶装置 |
JP2010050435A (ja) * | 2008-04-30 | 2010-03-04 | Panasonic Electric Works Co Ltd | 配線基材の製造方法及び該製造方法により得られた配線基材 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4830706A (en) * | 1986-10-06 | 1989-05-16 | International Business Machines Corporation | Method of making sloped vias |
JPH05249609A (ja) * | 1992-03-10 | 1993-09-28 | Pioneer Electron Corp | 光記録媒体 |
US5737192A (en) * | 1993-04-30 | 1998-04-07 | The United States Of America As Represented By The Secretary Of The Air Force | Density improvement in integration modules |
JPH07281437A (ja) | 1994-04-14 | 1995-10-27 | Asahi Chem Ind Co Ltd | 光硬化性樹脂積層体 |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
JP3508819B2 (ja) | 1998-01-23 | 2004-03-22 | 旭化成エレクトロニクス株式会社 | 光重合性組成物 |
MY144574A (en) * | 1998-09-14 | 2011-10-14 | Ibiden Co Ltd | Printed circuit board and method for its production |
JP3549015B2 (ja) | 1999-02-12 | 2004-08-04 | 旭化成エレクトロニクス株式会社 | 光重合性組成物 |
US6335531B1 (en) * | 1999-04-06 | 2002-01-01 | Micron Technology, Inc. | Modification of resist and/or resist processing with fluorescence detection |
US6242282B1 (en) * | 1999-10-04 | 2001-06-05 | General Electric Company | Circuit chip package and fabrication method |
JP2001201851A (ja) | 2000-01-18 | 2001-07-27 | Asahi Kasei Corp | 光重合性樹脂組成物 |
US6535398B1 (en) * | 2000-03-07 | 2003-03-18 | Fujitsu Limited | Multichip module substrates with buried discrete capacitors and components and methods for making |
JP3879461B2 (ja) * | 2001-09-05 | 2007-02-14 | 日立電線株式会社 | 配線基板及びその製造方法 |
JP4489411B2 (ja) | 2003-01-23 | 2010-06-23 | 新光電気工業株式会社 | 電子部品実装構造の製造方法 |
JP4441325B2 (ja) | 2004-05-18 | 2010-03-31 | 新光電気工業株式会社 | 多層配線の形成方法および多層配線基板の製造方法 |
TWI260056B (en) * | 2005-02-01 | 2006-08-11 | Phoenix Prec Technology Corp | Module structure having an embedded chip |
TWI304308B (en) * | 2006-01-25 | 2008-12-11 | Unimicron Technology Corp | Circuit board with embeded passive component and fabricating process thereof |
KR100787892B1 (ko) * | 2006-10-31 | 2007-12-27 | 삼성전자주식회사 | 반도체 패키지 및 그의 제조 방법 |
US8272126B2 (en) | 2008-04-30 | 2012-09-25 | Panasonic Corporation | Method of producing circuit board |
US8008781B2 (en) * | 2008-12-02 | 2011-08-30 | General Electric Company | Apparatus and method for reducing pitch in an integrated circuit |
-
2010
- 2010-05-19 JP JP2010115250A patent/JP2011243790A/ja active Pending
-
2011
- 2011-05-10 TW TW100116399A patent/TWI445477B/zh active
- 2011-05-11 CN CN201180024358.2A patent/CN102893711B/zh active Active
- 2011-05-11 US US13/698,975 patent/US9082635B2/en active Active
- 2011-05-11 EP EP11783233A patent/EP2574156A1/en not_active Withdrawn
- 2011-05-11 WO PCT/JP2011/002628 patent/WO2011145294A1/ja active Application Filing
-
2015
- 2015-06-08 US US14/733,308 patent/US20150271924A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009152616A (ja) * | 2001-03-02 | 2009-07-09 | Qualcomm Inc | 混合アナログおよびデジタル集積回路 |
JP2004165525A (ja) * | 2002-11-15 | 2004-06-10 | Sony Corp | 半導体装置及びその製造方法 |
JP2005064446A (ja) * | 2003-07-25 | 2005-03-10 | Dainippon Printing Co Ltd | 積層用モジュールの製造方法 |
JP2005108937A (ja) * | 2003-09-29 | 2005-04-21 | Dainippon Printing Co Ltd | 電子装置およびその製造方法 |
JP2007133630A (ja) * | 2005-11-10 | 2007-05-31 | Matsushita Electric Ind Co Ltd | カード型情報装置およびその製造方法 |
JP2009158739A (ja) * | 2007-12-27 | 2009-07-16 | Toshiba Corp | 半導体装置と半導体記憶装置 |
JP2010050435A (ja) * | 2008-04-30 | 2010-03-04 | Panasonic Electric Works Co Ltd | 配線基材の製造方法及び該製造方法により得られた配線基材 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013026625A (ja) * | 2011-07-18 | 2013-02-04 | Samsung Electronics Co Ltd | 半導体パッケージ及びその製造方法 |
JP2016039238A (ja) * | 2014-08-07 | 2016-03-22 | パナソニックIpマネジメント株式会社 | 絶縁樹脂シート、並びにそれを用いた回路基板および半導体パッケージ |
US9646908B2 (en) | 2015-07-23 | 2017-05-09 | Kabushiki Kaisha Toshiba | Method for manufacturing semiconductor device and semiconductor device |
TWI624014B (zh) * | 2015-07-23 | 2018-05-11 | Toshiba Memory Corp | 半導體裝置及其製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN102893711A (zh) | 2013-01-23 |
US9082635B2 (en) | 2015-07-14 |
WO2011145294A1 (ja) | 2011-11-24 |
US20150271924A1 (en) | 2015-09-24 |
EP2574156A1 (en) | 2013-03-27 |
TWI445477B (zh) | 2014-07-11 |
US20130056247A1 (en) | 2013-03-07 |
TW201221000A (en) | 2012-05-16 |
CN102893711B (zh) | 2016-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2011145294A1 (ja) | 配線方法、並びに、表面に配線が設けられた構造物、半導体装置、配線基板、メモリカード、電気デバイス、モジュール及び多層回路基板 | |
KR101284376B1 (ko) | 반도체 칩의 실장 방법, 그 방법을 이용하여 얻어진 반도체 장치 및 반도체 칩의 접속 방법, 및, 표면에 배선이 설치된 입체 구조물 및 그 제법 | |
US8044524B2 (en) | Adhesive for connection of circuit member and semiconductor device using the same | |
US9082438B2 (en) | Three-dimensional structure for wiring formation | |
US9070393B2 (en) | Three-dimensional structure in which wiring is provided on its surface | |
JP5583384B2 (ja) | 回路基板の製造方法、及び前記製造方法により得られた回路基板 | |
US20050175824A1 (en) | Method for forming multilayer circuit structure and base having multilayer circuit structure | |
WO2011052207A1 (ja) | 回路基板、及び前記回路基板の製造方法 | |
KR20110082626A (ko) | 회로 기판의 제조 방법, 및 상기 제조 방법에 의해 얻어진 회로 기판 | |
WO2012060091A1 (ja) | 立体構造物の表面への配線方法、表面に配線が設けられた立体構造物を得るための中間構造物、及び、表面に配線が設けられた立体構造物 | |
JP5350184B2 (ja) | 多層回路基板の製造方法及び該製造方法により製造された多層回路基板 | |
JP2011119669A (ja) | 多層回路基板の製造方法及び該製造方法により製造された多層回路基板 | |
JP2011100796A (ja) | 回路基板 | |
JP2011100798A (ja) | 回路基板 | |
JP2017117906A (ja) | 多層回路基板の製造方法 | |
WO2010064602A1 (ja) | 回路基板の製造方法、及び前記製造方法により得られた回路基板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20120116 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20121010 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130115 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130827 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131023 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140527 |