CN113228272A - 具有无源器件组件的集成器件封装 - Google Patents

具有无源器件组件的集成器件封装 Download PDF

Info

Publication number
CN113228272A
CN113228272A CN201980086230.5A CN201980086230A CN113228272A CN 113228272 A CN113228272 A CN 113228272A CN 201980086230 A CN201980086230 A CN 201980086230A CN 113228272 A CN113228272 A CN 113228272A
Authority
CN
China
Prior art keywords
integrated device
package
die
rdl
stack
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201980086230.5A
Other languages
English (en)
Inventor
V·万卡他德莱
S·A·库德塔卡尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Analog Devices Inc
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Publication of CN113228272A publication Critical patent/CN113228272A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14618Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14632Wafer-level processed structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • H01L27/14658X-ray, gamma-ray or corpuscular radiation imagers
    • H01L27/14661X-ray, gamma-ray or corpuscular radiation imagers of the hybrid type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24265Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32265Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48105Connecting bonding areas at different heights
    • H01L2224/48106Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73207Bump and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73257Bump and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10252Germanium [Ge]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1434Memory
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • H01L2924/1461MEMS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19104Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Geometry (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

公开集成器件封装。封装可包括封装基板和具有有源电子线路的集成器件管芯。集成器件管芯可具有第一侧和与所述第一侧相对的第二侧。第一侧可具有通过焊线电连接到所述封装基板的焊盘。重布线层(RDL)堆叠可设置在所述集成器件管芯的第一侧上。所述RDL堆叠可包括绝缘层和导电重布线层。封装可包括无源电子器件组件,安装并电连接到所述RDL堆叠。

Description

具有无源器件组件的集成器件封装
相关申请的交叉引用
本申请要求于2018年12月6日提交的美国临时专利申请第62/776,342号的优先权,其全部内容在此通过引用整体并入并用于所有目的。
技术领域
本领域涉及具有无源器件组件的集成器件封装。
背景技术
各种类型的电子系统可包括无源电子元件,例如电容器、电阻器、电感器等。无源电子元件可用于在被电子系统的其他元件处理之前或之后调节或过滤电信号。将无源电子元件结合到电子系统中会占用宝贵的电路板空间,并因此会增加电子系统的占地面积。此外,将无源电子元件连接到系统中的其他设备可引入电气损耗。因此,仍然需要改进将无源电子元件结合到电子系统中。
发明内容
在一个实施方案中,公开集成器件封装。集成器件封装可包括封装基板和具有有源电子线路的集成器件管芯。集成器件管芯可具有第一侧和与所述第一侧相对的第二侧,所述第一侧包括通过焊线电连接到所述封装基板的焊盘。封装可包括设置在所述集成器件管芯的第一侧上的重布线层(RDL)堆叠,所述RDL堆叠包括绝缘层和导电重布线层。封装可包括无源电子器件组件,安装并电连接到所述RDL堆叠。
在另一个实施方案中,公开传感器模块。传感器模块可包括电子器件。电子器件可包括元件和设置在所述元件的第一侧上的重布线层(RDL)堆叠。所述RDL堆叠可包括绝缘层和导电重布线层。电子器件可包括无源电子器件组件,安装并电连接到所述RDL堆叠。传感器模块还可包括成像传感器组件,所述电子器件安装到所述成像传感器组件。
附图说明
现在将参考附图通过非限制性示例来描述本公开的实施例。
图1是根据一个实施例的电子设备的示意性侧剖视图。
图2A是根据另一个实施例的包括电子器件的集成器件封装的示意性侧截面图。
图2B是根据另一个实施例的包括电子器件的集成器件封装的示意性侧截面图。
图3是根据一个实施例的传感器模块的示意性侧剖视图。
具体实施方式
在此公开的各种实施例涉及一种集成器件封装,该集成器件封装包括具有安装到重布线层(RDL)堆叠的无源器件组装的电子器件,该重布线层(RDL)堆叠设置在集成器件管芯的表面上方。在一些封装中,无源电子器件可以安装到邻近集成器件管芯的基板,例如系统板或封装基板。在这样的封装中,由于无源电子器件的横向相邻安装布置,占用空间可能比期望的大。此外,将无源电子器件安装在集成器件管芯附近并通过基板将它们电连接可能会增加无源电子器件和集成器件管芯之间的电子信号通路的长度,这会导致电损失、噪音和性能下降。
在本文公开的实施例中,通过将无源电子器件安装在更靠近集成器件管芯的有源电子电路的位置,例如通过将无源电子器件安装到位于管芯上方的所述RDL堆叠,可以提高封装的性能。在一些实施例中,无源电子器件可以安装在管芯的横向覆盖区内的管芯上方,这也可以有益地减少封装的总体覆盖区。
此外,在一些实施例中,封装(包括安装到所述RDL堆叠的无源器件)可以安装到成像传感器组件并且可以被配置为处理由传感器组件转换的信号。例如,如本文所解释的,传感器组件可以包括安装到传感器基板的传感器芯片。传感器芯片(例如,光电二极管阵列或PDA)可以将电磁辐射转换为电信号。信号可以通过传感器基板传输到封装。有利地,具有无源电子器件的封装可提供减小的占用面积,这对于各种类型的传感器组件而言可能是重要的。
图1是根据一个实施例的电子设备1的示意性侧截面图。器件1可以包括元件,该元件包括集成器件管芯2,集成器件管芯2具有形成在其中的有源部件(例如,有源电路)。图1的元件是一个集成器件管芯;然而,在其他实施例中,如下面结合图3所解释的,该元件可以包括另一个合适的装置,例如插入器。集成器件管芯2可以包括半导体管芯,例如由硅、锗或其他III-IV族半导体材料组合形成的管芯。集成器件管芯2可以包括任何合适类型的器件管芯,例如处理器管芯、存储器管芯、微机电系统(MEMS)管芯、传感器芯片等。如本文结合图3所解释的,例如,管芯2可以包括处理器管芯,该处理器管芯被配置为处理由传感器组件转换的信号。管芯2的上表面18可以包括通过绝缘钝化层5暴露的多个导电焊盘4。在一些布置中,钝化层5可以与接合焊盘4的一部分重叠以限定接合区域。在各种实施例中,例如,在晶片制造期间,可以在管芯2上图案化焊盘4和钝化层5。导电焊盘4可以包括任何合适类型的导电材料,例如铜。钝化层5可以包括绝缘或介电材料,例如氧化硅、氮化硅等。在一些布置中,所述RDL堆叠3可以设置在有源电路之上。在一些实施例中,管芯2的有源电路可以设置在管芯2的上表面18处或附近。在其他实施例中,管芯2的有源电路可以设置在管芯2的相对下表面19处或附近,其中焊盘4通过半导体通孔(TSV)连接。在其他实施例中,管芯2的有源电路可以设置在管芯2中的上表面18和下表面19之间。
可以在元件的上表面18上提供重布线层(RDL)堆叠3,该元件是图1的实施例中的管芯2。无源器件组装12可以安装到元件的所述RDL堆叠3。所述RDL堆叠3可以包括一层或多层绝缘和导电材料,以提供管芯2的焊盘4和其他器件之间的电连通。RDL通常用于提供到其他器件的连接点(例如,通过焊料凸块或引线键合),其几何图形与管芯2中的焊盘4所提供的图形不同。例如,所述RDL堆叠3可以被配置为横向扇出或扇入信号输入输出(I/O)焊盘,用于连接到外部设备。
在所示实施例中,无源器件组装12包括一个或多个无源电子器件11a、11b,它们通过导电粘合剂10(例如,焊膏、导电环氧树脂、各向异性导电膜或任何其他合适的粘合剂)安装到所述RDL堆叠3。无源电子器件11a、11b可以包括任何合适类型的无源器件,例如任何合适的表面安装技术(SMT)组件。例如,无源电子器件11a、11b可以包括电容器、电感器、电阻器等中的一个或多个。无源器件11a、11b可以用于隔离、噪声过滤、调节等。在一些布置中,可以在封装2的局部区域提供金属盖用于电磁干扰屏蔽。然而,在所示的实施例中,可能优选地将模制化合物用于传感器组件应用以保护包覆模制部件。此外,一些利用盖子来限定腔体的器件可能会这样做以屏蔽整个集成器件管芯。在一些实施例中,例如成像传感器应用,仅管芯和/或无源组件的一侧可能受到有害辐射,使得无源器件和/或管芯可能被包覆成型。因此,有利地,本文公开的实施例可以使用模塑料,该模制化合物可能比并入用于额外屏蔽的金属盖更具成本效益。尽管图1中示出了两个设备11a、11b,但是应当理解,可以提供任何合适数量的无源设备,包括一个、三个、四个或多于四个无源电子器件。
图1所示的所述RDL堆叠3可以包括多个绝缘和导电层。例如,如图1所示,所述RDL堆叠3可以包括第一绝缘再钝化层6和导电重布线层(RDL)7。在一些实施例中,可以在单独的制造设施中提供再钝化层6和导电RDL7,例如,在生产线后端(BEOL)设施中。在一些实施例中,可以在切割晶片之前(例如,在晶片级处理期间)或在切割晶片之后(例如,在切片芯片之间具有绝缘材料(例如聚合物)的重构晶片上)形成所述RDL堆叠3。在一些实施例中,再钝化层6可以沉积在管芯2的上表面18上并且可以被图案化以暴露下面的焊盘4。导电RDL7可以沉积在再钝化层6上并且可以延伸到再钝化层6中定义的孔中,以便提供与焊盘4的机械和电连接。
可以在导电RDL7上方和在导电RDL7中提供的间隙中的第一再钝化层6的部分之上提供第二绝缘再钝化层9。与第一再钝化层6一样,第二再钝化层9可以被图案化以暴露部分导电RDL7。凸块下金属化(UBM)层8可以设置在第二再钝化层9上方和导电RDL7的暴露部分上方。如图所示,UBM层8可以电连接到导电RDL7的暴露部分。如图所示,所述RDL堆叠3包括两个绝缘层(层6、9)和两个导电层(层7、8),但是应当理解,任何合适数量的绝缘和导电层都可以用于所述RDL堆叠3。
第一和第二绝缘再钝化层6、9可以包括任何合适类型的绝缘或介电材料。例如,在一些实施例中,再钝化层6、9可以包括无机电介质,例如氧化硅、氮化硅、氮氧化硅等,或者可以包括诸如聚合物(例如环氧树脂、聚酰亚胺、苯并环丁烯(BCB)、聚苯并恶唑(PBO)或任何其他合适的介电材料)的有机电介质。导电RDL7和UBM层8包括导电材料,例如任何合适的金属,例如铜、铝等。无源电子器件11a、11b可以通过导电粘合剂10电连接到UBM层8。因此,所述RDL堆叠3可以通过UBM层8、导电RDL7和管芯2的焊盘4在无源器件11a、11b和管芯2中的有源电路之间提供电通信。
在所示实施例中,无源器件11a、11b被定位为覆盖集成器件管芯2,例如,以便布置在管芯2的横向覆盖区内。在这样的布置中,与在封装基板上提供邻近管芯2的无源器件的封装相比,可以减小封装的总体横向占用面积。此外,将无源器件11a、11b定位在有源电路附近可以有益地降低电噪声和损耗。例如,在一些实施例中,可以在所述RDL堆叠3附近的上表面18处或附近提供有源电路,以减少信号传输距离和损耗。在其他实施例中,无源器件11a、11b和所述RDL堆叠3可以设置在管芯的背面,并且衬底通孔(TSV)可以提供有源电路与所述RDL堆叠3和器件11a、11b之间的电通信。在一些布置中,无源器件11a、11b可以覆盖管芯中的有源电路。在其他实施例中,无源器件11a、11b可以不覆盖有源电路。在图示的实施例中,所述RDL堆叠3提供扇入电连接,其中来自焊盘4的信号横向向内传送到无源器件11a、11b的对应触点或引线。然而,如下文所解释,在其他实施例中,所述RDL堆叠3可以提供到无源器件的扇出电连接,该无源器件可以至少部分地从管芯2横向偏移。
尽管未在图1中示出,器件1可以安装到任何合适类型的封装基板,例如印刷电路板(PCB)、引线框、陶瓷基板等。在一些实施例中,可以在将管芯2安装到封装基板之前将无源器件组装12安装到管芯2。在其他实施例中,可以在将无源器件组装12安装到管芯2之前将管芯2安装到基板。在一些实施例中,可以在管芯2和所述RDL堆叠3上方提供模制化合物或密封剂。例如,管芯2和无源器件11a、11b可以以类似于图2A中所示的布置的布置进行封装,如下所述。在其他实施例中,可以在管芯2和RDL堆叠3之上提供封装盖,在封装盖和管芯2之间设置气体(例如,空气)腔。还有其他封装布置可能是合适的。在一些实施例中,所述RDL堆叠3可以被布置为提供扇出电配置。在这样的实施例中,可以在管芯2的一部分之上提供模制化合物,并且可以在管芯2之上和在管芯2的横向向外延伸的模制化合物的部分之上提供所述RDL堆叠3。在一些实施例中,UBM层8可以从管芯横向向外延伸,并且一个或多个无源器件11a、11b可以安装到UBM层8,使得无源器件11a、11b的部分从管芯2横向偏移。
图2A是根据另一个实施例的包括电子器件1的集成器件封装20的示意性侧截面图。除非另有说明,否则图2A的组件可以与图1的相同编号的组件相同或大致相似。例如,与图1一样,图2A的实施例包括安装到集成器件管芯2表面上的RDL堆叠3(详见图1)的无源器件组装12。在图2A的实施例中,管芯2可以通过粘合剂(未示出)安装到封装基板16。如上所述,封装基板可包括任何合适类型的基板,例如PCB、引线框、陶瓷基板等。在各种实施例中,例如图3,封装基板16可具有配置为与传感器组件的焊盘对应的电连通的焊盘。封装基板16可以包括其中具有导电迹线的绝缘基板。
与图1的实施例一样,所述RDL堆叠3可以形成在管芯2的上表面18上。然而,与图1的实施例不同,在图2A的实施例中,无源器件组件12包括通过导电粘合剂(例如,通过焊球或凸块14)安装到所述RDL堆叠3的插入器13。在一些实施例中,插入器13可以包括具有用于路由信号的迹线和通孔但没有有源处理电路的虚拟插入器。在其他实施例中,插入器13可以包括具有有源处理电路的电有源插入器。无源电子器件11a、11b可以通过导电粘合剂(图2A中未示出)安装到插入器13。插入器13可以包括任何合适类型的插入器,例如层压结构、PCB基板、陶瓷插入器、半导体(例如,硅)插入器等。插入器13可通过引线键合15a电连接至封装基板16。因此,在一些实施例中,无源器件组装12可以有利地与封装基板16(例如,通过引线键合15a)和管芯2(例如,通过具有焊球14的倒装芯片布置)两者通信。替代地,插入器可以通过管芯2例如通过焊料凸块14单独连接到封装基板16。管芯2可以通过线接合15b电连接到封装基板16。或者,管芯2可包括有源侧向上或向下的TSV。虽然未示出,但应当理解,封装基板16还包括外表面上的引线,用于电连接到较大的系统,例如系统板。根据封装基板16的结构,外部引线可以采用各种形式,例如引线框架引线、焊球等。
还应当理解,图1的电子器件1和无源器件组装12可以用于封装20中,而不是图2A中所示的插入器13。在这样的实施例中,无源器件组装12(包括例如无源器件11a、11b)可以在没有插入器的情况下直接安装到管芯2的所述RDL堆叠3。可以在无源器件11a、11b、管芯2和封装基板16的暴露上部上方提供模制化合物17。
可以在无源器件11a、11b、插入器13、引线键合15a、15b和管芯2上方提供模制化合物17或密封剂以保护封装部件免受外部环境影响。与图1的实施例一样,图2A的封装20可以有益地减少总体封装占用面积,同时提高封装20的电性能。例如,与图1一样,无源器件组装12(例如,无源器件11a、11b和插入器13)可以位于管芯2的横向覆盖区内。然而,在其他实施例中,无源器件组装12的至少一部分可以位于管芯2的横向覆盖区之外。
如上所述,本文公开的各种实施例涉及被配置用于成像系统中的传感器模块,例如数字X射线成像系统、计算机断层摄影(CT)成像系统、超声成像系统或任何其他合适的成像系统。例如,图1和2A的无源集成器件组件可以设置在传感器组件中以调节或以其他方式操作由传感器组件转换的信号。有利地,由电子设备1和封装20提供的减小的占用空间可以使传感器模块也具有减小的占用空间。
图2B图示了集成器件封装20的另一个实施例。图2B大体上类似于图2A中所示的封装20。除非另有说明,否则图2B中的附图标记表示与图2A中编号相同的组件相同或大致相似的组件。在图2B的实施例中,插入器13可以横向大于集成器件管芯2的对应横向覆盖区。图2B的较大的插入器13可以有利地容纳可以改进封装20的功能性的多个电子部件。例如,一个或多个附加的有源器件管芯42可以通过合适的导电粘合剂安装到插入器13上。器件管芯42可以处理和/或测试封装20的部件,包括来自管芯2和/或安装到插入器13的部件的信号。
图3是根据一个实施例的传感器模块30的示意性侧剖视图。传感器模块30可以包括成像传感器组件33和安装到传感器组件3的集成器件封装20。集成器件封装20可以与上述封装20相同或不同。封装20可以包括任何合适类型的无源器件组装12。例如,无源器件组装12可以包括通过粘合剂安装到元件的所述RDL堆叠3的无源电子器件11a、11b。在其他实施例中,无源器件组装12可以包括安装到插入器13的无源器件11a、11b,插入器13安装到元件的所述RDL堆叠3。例如,在一些实施例中,元件可以包括如图1和2中的集成器件管芯2,并且无源器件组装12可以安装到集成器件管芯2。在其他实施例中,该元件可以包括另一种合适的结构,例如插入器、基板、其他类型的器件等。
可以提供照明源34,例如X射线源或任何其他合适的电磁辐射源,并且可以将电磁辐射引导至传感器组件33。在多种实施方案中,尽管此处未示出,但是可以在照明源34和传感器组件33之间提供物体(例如人类患者或任何其他合适的目标物体)。关于传感器组件和为其提供的部件的其他细节可以在美国专利号8,829,454、9,116,022和10,340,302中找到;每个的全部内容特此通过引用整体并入并用于所有目的。
传感器组件33可以包括传感器基板31和安装到传感器基板31的正面的一个或多个传感器芯片32。传感器基板31可以包括任何合适类型的基板,例如层压基板、印刷电路板(PCB)基板、半导体插入器、包含具有嵌入迹线的聚合物的柔性基板,或具有嵌入导电迹线或互连的非导电基底的任何其他合适的基板。传感器芯片32可包括光电二极管阵列(PDA),其具有将电磁辐射转换为电流的多个光敏元件。尽管未示出,但可以在传感器组件33的前侧提供辐射调节器,例如过滤器或闪烁体。传感器芯片32可以相应地将照射在PDA上的光转换为电信号,该电信号可以传送到传感器基板31。在一些实施例中,传感器芯片32可以通过导电粘合剂例如焊料凸块、各向异性导电膜(ACF)、导电环氧树脂等电连接到传感器基板31。
封装20可以通过导电粘合剂安装到传感器组件33上,例如,多个焊球37、导电环氧树脂等。除了无源器件组装12外,封装20还可以是一个或多个有源集成器件管芯,如上所述。管芯2可以包括有源处理电路,其被配置为处理由传感器芯片32转换并通过传感器基板31传送到封装20的电信号(例如,模拟信号)。封装20的器件可以以任何合适的方式处理这些信号,包括例如信号滤波、模数转换等。封装20的器件处理的信号可以从封装20(例如,通过系统主板)转移到更大的电子系统以在显示器上呈现或以其他方式进一步处理以分析成像对象。
此外,封装20或传感器组件33可包括一个或多个辐射屏蔽罩38以屏蔽敏感电路免受有害电磁辐射。屏蔽罩38可以包括被选择来阻止有害辐射(例如,x射线)撞击敏感电路(例如,管芯2的敏感电路)的任何合适的材料。在一些实施例中,屏蔽罩38可以包括钨。例如,在图3中,辐射屏蔽罩38可以通过粘合剂附接到封装基板16。管芯2可以安装到屏蔽罩38并定位成使得管芯2的敏感电路位于屏蔽罩38的横向覆盖区内。尽管屏蔽罩38被示为封装20的一部分并安装到基板16,但是在其他实施例中,屏蔽罩38可以放置在传感器芯片32和敏感电路(例如芯片2的敏感电路)之间的传感器模块30内的别处。例如,屏蔽罩38可以放置在传感器组件33和封装20之间、传感器组件33内、封装20中的其他位置等。传感器模块30中使用的部件的附加示例(包括辐射屏蔽罩和其他组件)可以在美国专利号8,829,454、9,116,022和10,340,302中找到,每个的全部内容特此通过引用整体并入并用于所有目的。
虽然本发明已经根据某些实施例进行了描述,但对本领域普通技术人员来说显而易见的其他实施例,包括不提供这里阐述的所有特征和优点的实施例,也在本发明的范围内。此外,可以组合上述各种实施例以提供进一步的实施例。此外,在一个实施例的上下文中示出的某些特征也可以并入到其他实施例中。因此,本发明的范围仅通过参考所附权利要求来限定。

Claims (25)

1.集成器件封装,包括:
封装基板;
具有有源电子线路的集成器件管芯,所述集成器件管芯具有第一侧和与所述第一侧相对的第二侧,所述第一侧包括通过焊线电连接到所述封装基板的焊盘;
设置在所述集成器件管芯的第一侧上的重布线层(RDL)堆叠,所述RDL堆叠包括绝缘层和导电重布线层;和
无源电子器件组件,安装并电连接到所述RDL堆叠。
2.权利要求1所述的集成器件封装,其中所述无源电子器件组件包括安装到所述RDL堆叠的一个或多个无源电子器件。
3.权利要求2所述的集成器件封装,其中所述一个或多个无源电子器件包括电容器、电感器和电阻器中的一个或多个。
4.权利要求3所述的集成器件封装,其中所述一个或多个无源电子器件包括电容器。
5.权利要求2至4中任一项所述的集成器件封装,其中所述一个或多个无源电子器件通过导电粘合剂安装到所述RDL堆叠。
6.权利要求1所述的集成器件封装,其中所述无源电子器件组件包括安装到所述RDL堆叠的插入器和安装到所述RDL堆叠的一个或多个无源电子器件。
7.权利要求6所述的集成器件封装,还包括多个焊球,位于所述插入器与所述RDL堆叠之间以电连接所述插入器和所述RDL堆叠。
8.权利要求6至7中任一项所述的集成器件封装,还包括安装到所述插入器的有源器件管芯。
9.权利要求6至8中任一项所述的集成器件封装,其中所述插入器的横向足迹大于所述集成器件管芯的相应横向足迹。
10.权利要求1至9中任一项所述的集成器件封装,其中,所述RDL堆叠包括设置在所述管芯上的第一绝缘再钝化层和设置在所述第一绝缘再钝化层中的间隙中的导电重布线层(RDL)。
11.权利要求10所述的集成器件封装,还包括设置在RDL层上的第二绝缘再钝化层和设置在所述第二绝缘再钝化层的间隙中的凸块下金属化(UBM)层,所述无源电子器件组件电连接到UBM层。
12.权利要求11所述的集成器件封装,还包括在所述集成器件管芯的第一侧上的绝缘钝化层和多个导电焊盘,所述多个导电焊盘连接到所述导电RDL。
13.权利要求1至12中任一项所述的集成器件封装,其中所述无源电子器件组件设置在所述集成器件管芯之上以位于所述集成器件管芯的横向足迹内。
14.权利要求1至12中任一项所述的集成器件封装,其中至少一部分无源电子器件组件设置在所述集成器件管芯的横向足迹之外。
15.权利要求1至14中任一项所述的集成器件封装,其中所述集成器件管芯的第二侧通过粘合剂安装到所述封装基板。
16.权利要求15所述的集成器件封装,还包括设置在所述集成器件管芯和所述无源电子器件组件上的模制化合物。
17.传感器模块,包括成像传感器组件和如权利要求1至16中任一项所述的集成器件封装,所述集成器件封装安装到所述成像传感器组件。
18.权利要求17所述的传感器模块,还包括辐射屏蔽罩,位于所述成像传感器组件的传感器芯片与集成器件管芯之间。
19.传感器模块,包括:
电子器件,包括:
元件和设置在所述元件的第一侧上的重布线层(RDL)堆叠,所述RDL堆叠包括绝缘层和导电重布线层,和
无源电子器件组件,安装并电连接到所述RDL堆叠;和
成像传感器组件,所述电子器件安装到所述成像传感器组件。
20.权利要求19所述的传感器模块,其中所述成像传感器组件包括传感器基板和安装到所述传感器基板的传感器芯片。
21.权利要求19至20中任一项所述的传感器模块,其中所述元件包括集成器件管芯。
22.权利要求21所述的传感器模块,还包括在所述传感器芯片和所述集成器件管芯之间的辐射屏蔽罩。
23.权利要求21或22所述的传感器模块,其中所述集成器件管芯安装到所述封装基板,所述集成器件管芯通过焊线电连接到所述封装基板。
24.权利要求21至23中任一项所述的传感器模块,还包括设置在所述集成器件管芯和所述无源电子器件组件上的模制化合物。
25.权利要求19至24中任一项所述的传感器模块,其中所述无源电子器件组件包括插入器和安装到所述插入器的一个或多个无源电子器件。
CN201980086230.5A 2018-12-06 2019-12-05 具有无源器件组件的集成器件封装 Pending CN113228272A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201862776342P 2018-12-06 2018-12-06
US62/776,342 2018-12-06
PCT/US2019/064644 WO2020118031A1 (en) 2018-12-06 2019-12-05 Integrated device packages with passive device assemblies

Publications (1)

Publication Number Publication Date
CN113228272A true CN113228272A (zh) 2021-08-06

Family

ID=70972120

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980086230.5A Pending CN113228272A (zh) 2018-12-06 2019-12-05 具有无源器件组件的集成器件封装

Country Status (6)

Country Link
US (1) US11688709B2 (zh)
EP (1) EP3891793A4 (zh)
JP (1) JP2022510692A (zh)
KR (1) KR20210101238A (zh)
CN (1) CN113228272A (zh)
WO (1) WO2020118031A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2022510692A (ja) 2018-12-06 2022-01-27 アナログ ディヴァイスィズ インク パッシブデバイスアセンブリを備えた集積デバイスパッケージ
US11152378B1 (en) * 2020-03-25 2021-10-19 International Business Machines Corporation Reducing error rates with alpha particle protection
US11664340B2 (en) 2020-07-13 2023-05-30 Analog Devices, Inc. Negative fillet for mounting an integrated device die to a carrier
CN114551264A (zh) * 2020-11-26 2022-05-27 群创光电股份有限公司 封装元件的制作方法

Family Cites Families (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1552078A (zh) 1967-11-15 1969-01-03
EP0293094B1 (en) 1987-05-26 1993-11-18 Matsushita Electric Industrial Co., Ltd. Radiation detector
CN1139872A (zh) 1994-02-03 1997-01-08 模拟公司 层析x射线照相装置的模式化检测装置
US6720493B1 (en) 1994-04-01 2004-04-13 Space Electronics, Inc. Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages
US5528043A (en) 1995-04-21 1996-06-18 Thermotrex Corporation X-ray image sensor
JPH0998970A (ja) 1995-10-06 1997-04-15 Canon Inc X線撮像装置
US5889313A (en) 1996-02-08 1999-03-30 University Of Hawaii Three-dimensional architecture for solid state radiation detectors
JPH10284633A (ja) 1997-04-01 1998-10-23 Hitachi Ltd 半導体集積回路装置およびその製造方法
JPH11345956A (ja) 1998-03-16 1999-12-14 Canon Inc 撮像装置
US6300679B1 (en) 1998-06-01 2001-10-09 Semiconductor Components Industries, Llc Flexible substrate for packaging a semiconductor component
EP1118879B1 (en) 1998-06-18 2006-04-26 Hamamatsu Photonics K.K. Scintillator panel and radiation image sensor
KR100465444B1 (ko) 1999-03-31 2005-01-13 세이코 엡슨 가부시키가이샤 협 피치용 커넥터, 정전 액추에이터, 압전 액추에이터,잉크 제트 헤드, 잉크 제트 프린터, 마이크로머신, 액정패널, 전자기기
JP2001099942A (ja) 1999-09-29 2001-04-13 Toshiba Corp X線平面検出装置
US6396898B1 (en) 1999-12-24 2002-05-28 Kabushiki Kaisha Toshiba Radiation detector and x-ray CT apparatus
JP2002022841A (ja) 2000-07-04 2002-01-23 Canon Inc 放射線撮影装置及びそれを備えたシステム
JP4532782B2 (ja) 2000-07-04 2010-08-25 キヤノン株式会社 放射線撮像装置及びシステム
JP4610811B2 (ja) 2000-09-15 2011-01-12 アイメック プローブの製造方法及びその装置
JP3887162B2 (ja) 2000-10-19 2007-02-28 富士通株式会社 撮像用半導体装置
US6426991B1 (en) 2000-11-16 2002-07-30 Koninklijke Philips Electronics N.V. Back-illuminated photodiodes for computed tomography detectors
US6717150B2 (en) 2000-12-12 2004-04-06 Ge Medical Systems Global Technology Company, Llc Solid-state CT detector modules with improved scintillator/diode coupling
DE10116222A1 (de) 2001-03-30 2002-10-17 Siemens Ag Detektor für Röntgen-Computertomograph
JP2003084066A (ja) 2001-04-11 2003-03-19 Nippon Kessho Kogaku Kk 放射線検出器用部品、放射線検出器および放射線検出装置
IL143980A0 (en) 2001-06-25 2002-04-21 Imarad Imaging Systems Ltd Three dimensional radiation detection
US6510195B1 (en) 2001-07-18 2003-01-21 Koninklijke Philips Electronics, N.V. Solid state x-radiation detector modules and mosaics thereof, and an imaging method and apparatus employing the same
US6776817B2 (en) 2001-11-26 2004-08-17 Honeywell International Inc. Airflow sensor, system and method for detecting airflow within an air handling system
US7189971B2 (en) 2002-02-15 2007-03-13 Oy Ajat Ltd Radiation imaging device and system
US7382043B2 (en) 2002-09-25 2008-06-03 Maxwell Technologies, Inc. Method and apparatus for shielding an integrated circuit from radiation
US7119340B2 (en) 2002-10-07 2006-10-10 Hitachi, Ltd. Radiation detector, radiation detector element, and radiation imaging apparatus
JP4596748B2 (ja) 2003-05-07 2010-12-15 キヤノン株式会社 放射線画像撮影装置及び放射線画像撮影装置における再構成方法
US7191516B2 (en) 2003-07-16 2007-03-20 Maxwell Technologies, Inc. Method for shielding integrated circuit devices
DE10335662A1 (de) 2003-08-04 2005-03-10 Siemens Ag Detektormodul für einen Detektor zur Detektion ionisierender Strahlung sowie Detektor
US6903271B2 (en) 2003-09-30 2005-06-07 Intel Corporation Electronic assembly with thermally separated support
US7193218B2 (en) 2003-10-29 2007-03-20 Canon Kabushiki Kaisha Radiation detection device, method of producing the same, and radiation image pick-up system
JP4594624B2 (ja) 2004-01-13 2010-12-08 株式会社日立製作所 放射線検出装置および核医学診断装置
US7067817B2 (en) 2004-01-29 2006-06-27 Hamamatsu Photonics K.K. Radiation image sensor and making method of same
US7714931B2 (en) 2004-06-25 2010-05-11 Flextronics International Usa, Inc. System and method for mounting an image capture device on a flexible substrate
JP2008506945A (ja) 2004-07-14 2008-03-06 オーボテック メディカル ソリューションズ リミティド 放射線検出器ヘッド
JP4380460B2 (ja) 2004-08-10 2009-12-09 キヤノン株式会社 放射線検出装置、シンチレータパネル、及び放射線検出システム
TWM264651U (en) 2004-10-21 2005-05-11 Chipmos Technologies Inc Package structure of image sensor device
DE102005014187B4 (de) 2005-03-29 2017-02-23 Siemens Healthcare Gmbh Detektormodul, Detektor und Computertomographiegerät
US20060223227A1 (en) 2005-04-04 2006-10-05 Tessera, Inc. Molding method for foldover package
JP5128052B2 (ja) 2005-04-22 2013-01-23 浜松ホトニクス株式会社 光検出ユニット、光検出装置、及びx線断層撮像装置
TW201101476A (en) 2005-06-02 2011-01-01 Sony Corp Semiconductor image sensor module and method of manufacturing the same
JP4604865B2 (ja) 2005-06-15 2011-01-05 株式会社島津製作所 集積回路パッケージから集積回路を取り出す方法
DE102005041451A1 (de) * 2005-08-31 2007-03-01 Infineon Technologies Ag Elektronische Steckeinheit
JP5159065B2 (ja) 2005-08-31 2013-03-06 キヤノン株式会社 放射線検出装置、放射線撮像装置および放射線撮像システム
DE102005041452A1 (de) * 2005-08-31 2007-03-15 Infineon Technologies Ag Dreidimensional integrierte elektronische Baugruppe
CN101278208A (zh) 2005-10-05 2008-10-01 皇家飞利浦电子股份有限公司 使用薄电路的计算机断层摄影探测器
US20070183184A1 (en) 2006-02-03 2007-08-09 Semiconductor Energy Laboratory Ltd. Apparatus and method for manufacturing semiconductor device
JP4425936B2 (ja) 2006-02-20 2010-03-03 Necエレクトロニクス株式会社 光モジュール
US7544947B2 (en) 2006-03-08 2009-06-09 Aeroflex Colorado Springs Inc. Cross-talk and back side shielding in a front side illuminated photo detector diode array
US7834325B2 (en) 2006-03-24 2010-11-16 Fujifilm Corporation Radiation image information capturing apparatus and method of detecting temperature of amplifier thereof
EP2005475A2 (en) * 2006-03-30 2008-12-24 Koninklijke Philips Electronics N.V. Radiation detector array
DE102006016345A1 (de) * 2006-04-05 2007-10-18 Infineon Technologies Ag Halbleitermodul mit diskreten Bauelementen und Verfahren zur Herstellung desselben
US7495226B2 (en) 2006-05-26 2009-02-24 Carestream Health, Inc. Compact and durable encasement for a digital radiography detector
US7504637B2 (en) 2006-07-11 2009-03-17 Aeroflex Colorado Springs Inc. Two component photodiode detector
JP2008109378A (ja) 2006-10-25 2008-05-08 Matsushita Electric Ind Co Ltd 光学デバイスモジュールとその製造方法および光学デバイスユニットとその製造方法
US8154881B2 (en) 2006-11-13 2012-04-10 Telecommunication Systems, Inc. Radiation-shielded semiconductor assembly
JP2008171881A (ja) 2007-01-09 2008-07-24 Shimadzu Corp 光または放射線検出器
US20080197480A1 (en) * 2007-02-16 2008-08-21 Advanced Chip Engineering Technology Inc. Semiconductor device package with multi-chips and method of the same
JP2008268038A (ja) 2007-04-23 2008-11-06 Hitachi Ltd 半導体放射線検出器及び産業用x線ct装置
EP2147334B1 (en) 2007-05-15 2019-07-03 Cobham Colorado Springs Inc. Energy sensitive direct conversion radiation detector
US7468514B1 (en) 2007-06-15 2008-12-23 Hamamatsu Photonics K.K. Radiation image conversion panel, scintillator panel, and radiation image sensor
JP4733092B2 (ja) 2007-09-28 2011-07-27 富士フイルム株式会社 放射線画像撮影装置
JP5032276B2 (ja) 2007-11-19 2012-09-26 株式会社東芝 放射線検出装置
JP2009189384A (ja) 2008-02-12 2009-08-27 Hitachi Medical Corp X線ct装置
JP5137763B2 (ja) 2008-09-26 2013-02-06 富士フイルム株式会社 放射線検出装置及び放射線画像撮影システム
JP5281484B2 (ja) 2009-05-28 2013-09-04 浜松ホトニクス株式会社 放射線検出ユニット
US8263434B2 (en) * 2009-07-31 2012-09-11 Stats Chippac, Ltd. Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP
US8325048B2 (en) 2009-12-08 2012-12-04 Kimberly-Clark Worldwide, Inc. Thermal stress indicator
JP5544872B2 (ja) * 2009-12-25 2014-07-09 富士通セミコンダクター株式会社 半導体装置及びその製造方法
JP5358509B2 (ja) 2010-04-15 2013-12-04 浜松ホトニクス株式会社 放射線検出器モジュール
KR101855294B1 (ko) 2010-06-10 2018-05-08 삼성전자주식회사 반도체 패키지
JP2012088152A (ja) 2010-10-19 2012-05-10 Toshiba Electron Tubes & Devices Co Ltd 放射線検出装置
CN102639061B (zh) 2010-10-20 2015-11-25 株式会社东芝 Das检测器以及x射线计算机断层摄影装置
US8384227B2 (en) * 2010-11-16 2013-02-26 Stats Chippac, Ltd. Semiconductor device and method of forming interposer frame electrically connected to embedded semiconductor die
JP2012124466A (ja) 2010-11-18 2012-06-28 Nitto Denko Corp 半導体装置用接着フィルム、及び、半導体装置
US8829454B2 (en) 2012-02-27 2014-09-09 Analog Devices, Inc. Compact sensor module
JP5815483B2 (ja) 2012-07-27 2015-11-17 富士フイルム株式会社 放射線画像撮影装置
US9035457B2 (en) 2012-11-29 2015-05-19 United Microelectronics Corp. Substrate with integrated passive devices and method of manufacturing the same
US9116022B2 (en) 2012-12-07 2015-08-25 Analog Devices, Inc. Compact sensor module
US9324687B1 (en) 2013-03-14 2016-04-26 Maxim Integrated Products, Inc. Wafer-level passive device integration
US9209136B2 (en) * 2013-04-01 2015-12-08 Intel Corporation Hybrid carbon-metal interconnect structures
US10074628B2 (en) * 2013-10-04 2018-09-11 Mediatek Inc. System-in-package and fabrication method thereof
US20160322418A1 (en) 2013-12-17 2016-11-03 Agfa Healthcare Nw Radiography flat panel detector having a low weight x-ray shield and the method of production thereof
WO2015138359A1 (en) * 2014-03-10 2015-09-17 Deca Technologies Inc. Semiconductor device and method comprising thickened redistribution layers
US10084983B2 (en) 2014-04-29 2018-09-25 Fermi Research Alliance, Llc Wafer-scale pixelated detector system
US9257396B2 (en) * 2014-05-22 2016-02-09 Invensas Corporation Compact semiconductor package and related methods
KR20160022549A (ko) 2014-08-20 2016-03-02 삼성전자주식회사 엑스선 검출 장치
MY193320A (en) * 2014-09-26 2022-10-04 Intel Corp Integrated circuit die having backside passive components and methods associated therewith
JP6353763B2 (ja) 2014-09-30 2018-07-04 新光電気工業株式会社 半導体装置及びその製造方法
EP3210043B1 (en) 2014-10-20 2020-09-23 Analogic Corporation Detector unit for detector array of radiation imaging modality
US9425143B2 (en) 2014-11-17 2016-08-23 Qualcomm Incorporated Integrated device package comprising an electromagnetic (EM) passive device in an encapsulation layer, and an EM shield
US9583472B2 (en) * 2015-03-03 2017-02-28 Apple Inc. Fan out system in package and method for forming the same
US9818727B2 (en) 2015-03-09 2017-11-14 Mediatek Inc. Semiconductor package assembly with passive device
WO2016167830A1 (en) 2015-04-14 2016-10-20 Analogic Corporation Detector array for radiation system
KR102354370B1 (ko) 2015-04-29 2022-01-21 삼성전자주식회사 쉴딩 구조물을 포함하는 자기 저항 칩 패키지
US9835733B2 (en) 2015-04-30 2017-12-05 Zhengrong Ying Apparatus for detecting X-rays
US10283492B2 (en) 2015-06-23 2019-05-07 Invensas Corporation Laminated interposers and packages with embedded trace interconnects
US10185043B2 (en) 2015-07-17 2019-01-22 Analogic Corporation Detector unit for detector array of radiation imaging modality
US20170084521A1 (en) 2015-09-18 2017-03-23 Industrial Technology Research Institute Semiconductor package structure
US9837352B2 (en) 2015-10-07 2017-12-05 Advanced Semiconductor Engineering, Inc. Semiconductor device and method for manufacturing the same
US10165682B2 (en) * 2015-12-28 2018-12-25 Taiwan Semiconductor Manufacturing Company, Ltd. Opening in the pad for bonding integrated passive device in InFO package
JP2017183398A (ja) 2016-03-29 2017-10-05 東芝メモリ株式会社 半導体装置及びその製造方法
US10236091B2 (en) 2016-07-14 2019-03-19 Carestream Health, Inc. Backscatter shields and methods of shielding
US10586909B2 (en) 2016-10-11 2020-03-10 Massachusetts Institute Of Technology Cryogenic electronic packages and assemblies
US10276525B2 (en) 2016-11-28 2019-04-30 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of fabricating the same
WO2018182754A1 (en) 2017-04-01 2018-10-04 Intel IP Corporation Vertical and lateral interconnects between dies
US20180294255A1 (en) 2017-04-11 2018-10-11 Mediatek Inc. Method for fabricating microelectronic package with surface mounted passive element
US20190067034A1 (en) 2017-08-24 2019-02-28 Micron Technology, Inc. Hybrid additive structure stackable memory die using wire bond
JP6978690B2 (ja) 2018-05-25 2021-12-08 日亜化学工業株式会社 透光性部材の形成方法および発光装置の製造方法、ならびに、発光装置
JP2022510692A (ja) 2018-12-06 2022-01-27 アナログ ディヴァイスィズ インク パッシブデバイスアセンブリを備えた集積デバイスパッケージ

Also Published As

Publication number Publication date
WO2020118031A1 (en) 2020-06-11
JP2022510692A (ja) 2022-01-27
US11688709B2 (en) 2023-06-27
US20200185346A1 (en) 2020-06-11
KR20210101238A (ko) 2021-08-18
EP3891793A1 (en) 2021-10-13
EP3891793A4 (en) 2022-10-05

Similar Documents

Publication Publication Date Title
US11688709B2 (en) Integrated device packages with passive device assemblies
US20220289560A1 (en) Semiconductor Device and Method of Forming Microelectromechanical Systems (MEMS) Package
US11107701B2 (en) Stiffener package and method of fabricating stiffener package
KR102205119B1 (ko) 반도체 디바이스 및 그 제조 방법
US9343333B2 (en) Wafer level semiconductor package and manufacturing methods thereof
US9202769B2 (en) Semiconductor device and method of forming thermal lid for balancing warpage and thermal management
US8749048B2 (en) Package structure
KR100692441B1 (ko) 반도체 장치 및 반도체 장치의 제조 방법
US20150155248A1 (en) Semiconductor Device and Method of Forming Repassivation Layer for Robust Low Cost Fan-Out Semiconductor Package
US9123626B1 (en) Integrated passive flip chip package
US20190096866A1 (en) Semiconductor package and manufacturing method thereof
KR20080064090A (ko) 멀티-칩 패키지 및 그 제조 방법
KR20080052491A (ko) 멀티-칩 패키지 구조 및 그 제조 방법
JP2010251558A (ja) 固体撮像装置
US20070096249A1 (en) Three-dimensionally integrated electronic assembly
CN110993513A (zh) 一种cis芯片的晶圆级扇出型封装方法以及结构
CN111384033A (zh) 半导体结构及其制备方法
EP2009691A1 (en) Semiconductor device
KR101631406B1 (ko) 반도체 패키지 및 그 제조 방법
KR20130046068A (ko) 반도체 패키지 제조방법 및 반도체 패키지
US12002838B2 (en) Shielded integrated device packages
EP3267484B1 (en) Sensor chip stack and method of producing a sensor chip stack
JP7491923B2 (ja) シールドされた一体型デバイスパッケージ
EP3211672A1 (en) Chip-scale package for an optical sensor semiconductor device with filter and method of producing a chip-scale package

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination