CN100468765C - 薄膜半导体器件 - Google Patents

薄膜半导体器件 Download PDF

Info

Publication number
CN100468765C
CN100468765C CNB2006100594857A CN200610059485A CN100468765C CN 100468765 C CN100468765 C CN 100468765C CN B2006100594857 A CNB2006100594857 A CN B2006100594857A CN 200610059485 A CN200610059485 A CN 200610059485A CN 100468765 C CN100468765 C CN 100468765C
Authority
CN
China
Prior art keywords
thin film
semiconductor
layer
single crystal
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2006100594857A
Other languages
English (en)
Chinese (zh)
Other versions
CN1841765A (zh
Inventor
松村正清
小穴保久
阿部浩之
山元良高
小关秀夫
蕨迫光纪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of CN1841765A publication Critical patent/CN1841765A/zh
Application granted granted Critical
Publication of CN100468765C publication Critical patent/CN100468765C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H10P14/3808—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H10P14/3816—Pulsed laser beam
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6731—Top-gate only TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6744—Monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6745—Polycrystalline or microcrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
    • H10D86/0223—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
    • H10D86/0223—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials
    • H10D86/0229—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials characterised by control of the annealing or irradiation parameters
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0251—Manufacture or treatment of multiple TFTs characterised by increasing the uniformity of device parameters
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H10P14/3808—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H10P14/381—Beam shaping, e.g. using a mask
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/10—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP]
    • H10P72/19—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP] closed carriers
    • H10P72/1914—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP] closed carriers characterised by locking systems
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/10—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP]
    • H10P72/19—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP] closed carriers
    • H10P72/1918—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP] closed carriers characterised by coupling elements, kinematic members, handles or elements to be externally gripped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/30—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations
    • H10P72/34—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
    • H10P72/3406—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving removal of lid, door or cover
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/30—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations
    • H10P72/34—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
    • H10P72/3408—Docking arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/411—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by materials, geometry or structure of the substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
CNB2006100594857A 2001-07-18 2002-07-10 薄膜半导体器件 Expired - Fee Related CN100468765C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001218370 2001-07-18
JP2001218370A JP4784955B2 (ja) 2001-07-18 2001-07-18 薄膜半導体装置の製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB028022637A Division CN1276471C (zh) 2001-07-18 2002-07-10 薄膜半导体器件及其制造方法

Publications (2)

Publication Number Publication Date
CN1841765A CN1841765A (zh) 2006-10-04
CN100468765C true CN100468765C (zh) 2009-03-11

Family

ID=19052554

Family Applications (2)

Application Number Title Priority Date Filing Date
CNB2006100594857A Expired - Fee Related CN100468765C (zh) 2001-07-18 2002-07-10 薄膜半导体器件
CNB028022637A Expired - Fee Related CN1276471C (zh) 2001-07-18 2002-07-10 薄膜半导体器件及其制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB028022637A Expired - Fee Related CN1276471C (zh) 2001-07-18 2002-07-10 薄膜半导体器件及其制造方法

Country Status (7)

Country Link
US (2) US6828178B2 (https=)
EP (1) EP1416522A4 (https=)
JP (1) JP4784955B2 (https=)
KR (1) KR100792323B1 (https=)
CN (2) CN100468765C (https=)
TW (1) TW558838B (https=)
WO (1) WO2003009351A1 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4310076B2 (ja) * 2001-05-31 2009-08-05 キヤノン株式会社 結晶性薄膜の製造方法
JP4813743B2 (ja) * 2002-07-24 2011-11-09 株式会社 日立ディスプレイズ 画像表示装置の製造方法
JP2010114472A (ja) * 2003-06-30 2010-05-20 Advanced Lcd Technologies Development Center Co Ltd 結晶化方法
JP4524413B2 (ja) * 2003-06-30 2010-08-18 シャープ株式会社 結晶化方法
TW200503061A (en) 2003-06-30 2005-01-16 Adv Lcd Tech Dev Ct Co Ltd Crystallization method, crystallization apparatus, processed substrate, thin film transistor and display apparatus
JP2005109352A (ja) * 2003-10-01 2005-04-21 Advanced Lcd Technologies Development Center Co Ltd アニール用薄膜半導体構造体、薄膜半導体用アニール方法、薄膜半導体装置、薄膜半導体装置製造方法、および表示装置
JP2005191173A (ja) * 2003-12-25 2005-07-14 Hitachi Ltd 表示装置及びその製造方法
TW200541079A (en) 2004-06-04 2005-12-16 Adv Lcd Tech Dev Ct Co Ltd Crystallizing method, thin-film transistor manufacturing method, thin-film transistor, and display device
JP4834853B2 (ja) 2004-06-10 2011-12-14 シャープ株式会社 薄膜トランジスタ回路、薄膜トランジスタ回路の設計方法、薄膜トランジスタ回路の設計プログラム、設計プログラム記録媒体、及び表示装置
CN1707774A (zh) * 2004-06-10 2005-12-14 株式会社液晶先端技术开发中心 薄膜晶体管的电路、设计方法和程序、设计程序记录介质
KR100646937B1 (ko) * 2005-08-22 2006-11-23 삼성에스디아이 주식회사 다결정 실리콘 박막트랜지스터 및 그 제조방법
JP2010034366A (ja) * 2008-07-30 2010-02-12 Sony Corp 半導体処理装置および半導体処理方法
KR100998257B1 (ko) 2008-08-06 2010-12-03 한양대학교 산학협력단 비정질 박막의 결정화방법 및 이를 수행하기 위한 배선구조
JP2010263240A (ja) * 2010-07-27 2010-11-18 Sharp Corp 結晶化方法、結晶化装置、薄膜トランジスタ及び表示装置
JP7495043B2 (ja) * 2020-01-10 2024-06-04 株式会社ブイ・テクノロジー 多結晶膜の形成方法およびレーザ結晶化装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977559A (en) * 1995-09-29 1999-11-02 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor having a catalyst element in its active regions
EP1018758A1 (en) * 1998-06-30 2000-07-12 Sony Corporation Method for forming monocrystalline silicon layer, method for manufacturing semiconductor device, and semiconductor device
US6190949B1 (en) * 1996-05-22 2001-02-20 Sony Corporation Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3287834B2 (ja) * 1989-11-16 2002-06-04 ソニー株式会社 多結晶半導体薄膜の熱処理方法
JP2900588B2 (ja) * 1990-11-16 1999-06-02 キヤノン株式会社 結晶物品の形成方法
JP3343098B2 (ja) * 1990-11-28 2002-11-11 シャープ株式会社 アクティブマトリクス表示装置
JPH06289431A (ja) * 1993-03-31 1994-10-18 A G Technol Kk 薄膜トランジスタの形成方法とアクティブマトリクス表示素子
JP3326654B2 (ja) * 1994-05-02 2002-09-24 ソニー株式会社 表示用半導体チップの製造方法
JP3897826B2 (ja) * 1994-08-19 2007-03-28 株式会社半導体エネルギー研究所 アクティブマトリクス型の表示装置
JP2647020B2 (ja) * 1994-09-27 1997-08-27 セイコーエプソン株式会社 相補型薄膜トランジスタ及びその製造方法
JP3675886B2 (ja) * 1995-03-17 2005-07-27 株式会社半導体エネルギー研究所 薄膜半導体デバイスの作製方法
JP3850461B2 (ja) * 1995-04-26 2006-11-29 株式会社半導体エネルギー研究所 半導体装置の作製方法
JPH0917729A (ja) * 1995-06-29 1997-01-17 Sharp Corp 半導体装置の製造方法
JPH0955509A (ja) * 1995-08-11 1997-02-25 Sharp Corp 半導体装置の製造方法
JPH10261799A (ja) * 1997-03-18 1998-09-29 Sony Corp 半導体基板の製造方法及び半導体装置の製造方法
JPH11145056A (ja) * 1997-11-07 1999-05-28 Sony Corp 半導体材料
JP3156776B2 (ja) * 1998-08-03 2001-04-16 日本電気株式会社 レーザ照射方法
JP2000082669A (ja) * 1998-09-07 2000-03-21 Japan Science & Technology Corp 太陽電池用多結晶半導体膜の製造方法
JP3237630B2 (ja) * 1998-11-13 2001-12-10 日本電気株式会社 薄膜トランジスタの製造方法
JP2000252212A (ja) * 1998-12-29 2000-09-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP4403599B2 (ja) * 1999-04-19 2010-01-27 ソニー株式会社 半導体薄膜の結晶化方法、レーザ照射装置、薄膜トランジスタの製造方法及び表示装置の製造方法
JP3540262B2 (ja) * 1999-09-16 2004-07-07 松下電器産業株式会社 薄膜トランジスタの製造方法及びそれを用いた表示装置の製造方法
JP4906017B2 (ja) * 1999-09-24 2012-03-28 株式会社半導体エネルギー研究所 表示装置
JP2001144296A (ja) * 1999-11-12 2001-05-25 Toshiba Corp 多結晶半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977559A (en) * 1995-09-29 1999-11-02 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor having a catalyst element in its active regions
US6190949B1 (en) * 1996-05-22 2001-02-20 Sony Corporation Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof
EP1018758A1 (en) * 1998-06-30 2000-07-12 Sony Corporation Method for forming monocrystalline silicon layer, method for manufacturing semiconductor device, and semiconductor device

Non-Patent Citations (12)

* Cited by examiner, † Cited by third party
Title
A New Sample Structure for Position-ControlledGiant-GrainGrowth of Silicon using Phase-ModulatedExcimer-LaserAnnealing. Satoshi Yoshimoto, et al.Japanese Journal of Applied Physics,Vol.40 No.7. 2001
A New Sample Structure for Position-ControlledGiant-GrainGrowth of Silicon using Phase-ModulatedExcimer-LaserAnnealing. Satoshi Yoshimoto, et al.Japanese Journal of Applied Physics,Vol.40 No.7. 2001 *
A NewNucleation-Site-ControlExcimer-Laser-CrystallizationMethod. Mitsuru Nakata, et al.Japanese Journal of Applied Physics,Vol.40 No.5A. 2001
A NewNucleation-Site-ControlExcimer-Laser-CrystallizationMethod. Mitsuru Nakata, et al.Japanese Journal of Applied Physics,Vol.40 No.5A. 2001 *
Advanced excimer-laser annealing processforquasisingle-crystal silicon thin-film devices. Masakiyo Matsumura, et al.Thin Solid Films,Vol.337 No.1-2. 1999
Advanced excimer-laser annealing processforquasisingle-crystal silicon thin-film devices. Masakiyo Matsumura, et al.Thin Solid Films,Vol.337 No.1-2. 1999 *
Excimer-Laser-Produced Single-CrystalSilicon Thin-FilmTransistors. Ryoichi Ishihara, et al.Japanese Journal of Applied Physics,Vol.36 No.10. 1997
Excimer-Laser-Produced Single-CrystalSilicon Thin-FilmTransistors. Ryoichi Ishihara, et al.Japanese Journal of Applied Physics,Vol.36 No.10. 1997 *
Optimization of phase-modulatedexcimer-laser annealingmethod for growing highly-packedlarge-grains in Si thin-films. Chang-Ho Oh, et al.Applied Surface Science,Vol.154-155 . 2000
Optimization of phase-modulatedexcimer-laser annealingmethod for growing highly-packedlarge-grains in Si thin-films. Chang-Ho Oh, et al.Applied Surface Science,Vol.154-155. 2000 *
Preparation of Position-Controlled Crystal-SiliconIslandArraysby Means of Excimer-Laser Annealing. Chang-Ho Oh, et al.Japanese Journal of Applied Physics,Vol.37 No.10. 1998
Preparation of Position-Controlled Crystal-SiliconIslandArraysby Means of Excimer-Laser Annealing. Chang-Ho Oh, et al.Japanese Journal of Applied Physics,Vol.37 No.10. 1998 *

Also Published As

Publication number Publication date
EP1416522A1 (en) 2004-05-06
US6828178B2 (en) 2004-12-07
US20050085002A1 (en) 2005-04-21
CN1465092A (zh) 2003-12-31
US20030027410A1 (en) 2003-02-06
CN1276471C (zh) 2006-09-20
KR100792323B1 (ko) 2008-01-07
KR20040028613A (ko) 2004-04-03
CN1841765A (zh) 2006-10-04
WO2003009351A1 (en) 2003-01-30
EP1416522A8 (en) 2004-08-04
EP1416522A4 (en) 2005-09-21
TW558838B (en) 2003-10-21
JP2003031497A (ja) 2003-01-31
JP4784955B2 (ja) 2011-10-05

Similar Documents

Publication Publication Date Title
CN100468765C (zh) 薄膜半导体器件
TW595003B (en) Thin-film transistor and method for manufacturing same
US20060084204A1 (en) Method of manufacturing a thin film transistor
JP4850411B2 (ja) 薄膜トランジスタの製造方法
US20100041214A1 (en) Single crystal substrate and method of fabricating the same
US7067404B2 (en) Thin film semiconductor device having a gate electrode insulator formed through high-heat oxidization
CN100356583C (zh) 用于制造薄膜半导体器件的方法
JP2003031497A5 (https=)
KR100623690B1 (ko) 평판 표시 장치 및 그의 제조 방법
US6972246B2 (en) Method for manufacturing an oriented crystalline semiconductor using a pulsed laser
KR101186294B1 (ko) 측면 결정화된 반도체층의 제조방법 및 이를 이용한 박막트랜지스터의 제조방법
TW200521274A (en) Method of forming poly-silicon crystallization
KR0170467B1 (ko) 비단결정 반도체 장치 및 그 제조 방법
JPH06333827A (ja) 結晶成長方法およびｍｏｓ型トランジスタのチャネル形成方法
JP2002151408A (ja) 半導体薄膜の製造方法
JP2004241486A (ja) 半導体結晶化方法および薄膜トランジスタの製造方法
JP2010141040A (ja) 表示装置用基板とその製造方法、表示装置、レーザアニーリング装置、結晶化半導体膜の製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090311

Termination date: 20100710