EP0660393B1
(en)
*
|
1993-12-23 |
2000-05-10 |
STMicroelectronics, Inc. |
Method and dielectric structure for facilitating overetching of metal without damage to inter-level dielectric
|
US5736457A
(en)
|
1994-12-09 |
1998-04-07 |
Sematech |
Method of making a damascene metallization
|
US5665633A
(en)
*
|
1995-04-06 |
1997-09-09 |
Motorola, Inc. |
Process for forming a semiconductor device having field isolation
|
US5786230A
(en)
*
|
1995-05-01 |
1998-07-28 |
Motorola, Inc. |
Method of fabricating multi-chip packages
|
US6191484B1
(en)
|
1995-07-28 |
2001-02-20 |
Stmicroelectronics, Inc. |
Method of forming planarized multilevel metallization in an integrated circuit
|
JPH09153545A
(ja)
*
|
1995-09-29 |
1997-06-10 |
Toshiba Corp |
半導体装置及びその製造方法
|
US5707894A
(en)
*
|
1995-10-27 |
1998-01-13 |
United Microelectronics Corporation |
Bonding pad structure and method thereof
|
US6077781A
(en)
*
|
1995-11-21 |
2000-06-20 |
Applied Materials, Inc. |
Single step process for blanket-selective CVD aluminum deposition
|
US6489213B1
(en)
*
|
1996-01-05 |
2002-12-03 |
Integrated Device Technology, Inc. |
Method for manufacturing semiconductor device containing a silicon-rich layer
|
US5824576A
(en)
|
1996-02-23 |
1998-10-20 |
Micron Technology, Inc. |
Method of forming complementary type conductive regions on a substrate
|
KR100230392B1
(ko)
*
|
1996-12-05 |
1999-11-15 |
윤종용 |
반도체 소자의 콘택 플러그 형성방법
|
KR100215846B1
(ko)
*
|
1996-05-16 |
1999-08-16 |
구본준 |
반도체장치의 배선형성방법
|
US5972788A
(en)
*
|
1996-05-22 |
1999-10-26 |
International Business Machines Corporation |
Method of making flexible interconnections with dual-metal-dual-stud structure
|
US5993686A
(en)
*
|
1996-06-06 |
1999-11-30 |
Cabot Corporation |
Fluoride additive containing chemical mechanical polishing slurry and method for use of same
|
US5817571A
(en)
*
|
1996-06-10 |
1998-10-06 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Multilayer interlevel dielectrics using phosphorus-doped glass
|
US5726100A
(en)
*
|
1996-06-27 |
1998-03-10 |
Micron Technology, Inc. |
Method of forming contact vias and interconnect channels in a dielectric layer stack with a single mask
|
KR0184158B1
(ko)
*
|
1996-07-13 |
1999-04-15 |
문정환 |
반도체장치의 자기 정합정 금속 배선 형성 방법
|
US5783485A
(en)
*
|
1996-07-19 |
1998-07-21 |
Motorola, Inc. |
Process for fabricating a metallized interconnect
|
KR100192589B1
(ko)
*
|
1996-08-08 |
1999-06-15 |
윤종용 |
반도체 장치 및 그 제조방법
|
KR100226752B1
(ko)
*
|
1996-08-26 |
1999-10-15 |
구본준 |
반도체소자의 배선형성방법
|
US5691250A
(en)
*
|
1996-08-29 |
1997-11-25 |
Taiwan Semiconductor Manufacturing Company, Ltd |
Method of forming a metal contact to a novel polysilicon contact extension
|
US5776833A
(en)
*
|
1996-09-04 |
1998-07-07 |
Mosel Vitelic Inc. |
Method for forming metal plug
|
US6001420A
(en)
*
|
1996-09-23 |
1999-12-14 |
Applied Materials, Inc. |
Semi-selective chemical vapor deposition
|
US5994218A
(en)
*
|
1996-09-30 |
1999-11-30 |
Kabushiki Kaisha Toshiba |
Method of forming electrical connections for a semiconductor device
|
US5972792A
(en)
*
|
1996-10-18 |
1999-10-26 |
Micron Technology, Inc. |
Method for chemical-mechanical planarization of a substrate on a fixed-abrasive polishing pad
|
US5985746A
(en)
*
|
1996-11-21 |
1999-11-16 |
Lsi Logic Corporation |
Process for forming self-aligned conductive plugs in multiple insulation levels in integrated circuit structures and resulting product
|
US5977638A
(en)
*
|
1996-11-21 |
1999-11-02 |
Cypress Semiconductor Corp. |
Edge metal for interconnect layers
|
US6071810A
(en)
*
|
1996-12-24 |
2000-06-06 |
Kabushiki Kaisha Toshiba |
Method of filling contact holes and wiring grooves of a semiconductor device
|
KR100226742B1
(ko)
*
|
1996-12-24 |
1999-10-15 |
구본준 |
반도체 소자의 금속배선 형성 방법
|
US6537905B1
(en)
*
|
1996-12-30 |
2003-03-25 |
Applied Materials, Inc. |
Fully planarized dual damascene metallization using copper line interconnect and selective CVD aluminum plug
|
US5882535A
(en)
*
|
1997-02-04 |
1999-03-16 |
Micron Technology, Inc. |
Method for forming a hole in a semiconductor device
|
US6218318B1
(en)
*
|
1997-02-05 |
2001-04-17 |
Fujitsu Limited |
Semiconductor device having a porous insulation film
|
US6174596B1
(en)
*
|
1997-02-13 |
2001-01-16 |
Winbond Electronics Corp. |
Process for fabricating dual damascene structure by applying an etch-differentiating technique on a light sensitive organic oxide layer
|
US7510961B2
(en)
*
|
1997-02-14 |
2009-03-31 |
Micron Technology, Inc. |
Utilization of energy absorbing layer to improve metal flow and fill in a novel interconnect structure
|
JPH10242271A
(ja)
*
|
1997-02-28 |
1998-09-11 |
Sony Corp |
半導体装置及びその製造方法
|
US6372630B1
(en)
*
|
1997-04-18 |
2002-04-16 |
Nippon Steel Corporation |
Semiconductor device and fabrication method thereof
|
US6054377A
(en)
*
|
1997-05-19 |
2000-04-25 |
Motorola, Inc. |
Method for forming an inlaid via in a semiconductor device
|
KR100443522B1
(ko)
*
|
1997-06-26 |
2004-10-26 |
주식회사 하이닉스반도체 |
반도체소자의제조방법
|
US6045435A
(en)
*
|
1997-08-04 |
2000-04-04 |
Motorola, Inc. |
Low selectivity chemical mechanical polishing (CMP) process for use on integrated circuit metal interconnects
|
US6080655A
(en)
*
|
1997-08-21 |
2000-06-27 |
Micron Technology, Inc. |
Method for fabricating conductive components in microelectronic devices and substrate structures thereof
|
US5882996A
(en)
*
|
1997-10-14 |
1999-03-16 |
Industrial Technology Research Institute |
Method of self-aligned dual damascene patterning using developer soluble arc interstitial layer
|
TW374946B
(en)
*
|
1997-12-03 |
1999-11-21 |
United Microelectronics Corp |
Definition of structure of dielectric layer patterns and the manufacturing method
|
KR100403357B1
(ko)
*
|
1997-12-16 |
2003-12-18 |
주식회사 하이닉스반도체 |
반도체 소자의 제조방법
|
US6033984A
(en)
*
|
1997-12-23 |
2000-03-07 |
Siemens Aktiengesellschaft |
Dual damascene with bond pads
|
KR100494148B1
(ko)
*
|
1997-12-29 |
2006-05-22 |
매그나칩 반도체 유한회사 |
모스페트트랜지스터의금속배선층형성방법
|
US6143638A
(en)
*
|
1997-12-31 |
2000-11-07 |
Intel Corporation |
Passivation structure and its method of fabrication
|
US6169664B1
(en)
*
|
1998-01-05 |
2001-01-02 |
Texas Instruments Incorporated |
Selective performance enhancements for interconnect conducting paths
|
US6028004A
(en)
*
|
1998-01-06 |
2000-02-22 |
International Business Machines Corporation |
Process for controlling the height of a stud intersecting an interconnect
|
US6143663A
(en)
*
|
1998-01-22 |
2000-11-07 |
Cypress Semiconductor Corporation |
Employing deionized water and an abrasive surface to polish a semiconductor topography
|
US6200896B1
(en)
|
1998-01-22 |
2001-03-13 |
Cypress Semiconductor Corporation |
Employing an acidic liquid and an abrasive surface to polish a semiconductor topography
|
US5933761A
(en)
*
|
1998-02-09 |
1999-08-03 |
Lee; Ellis |
Dual damascene structure and its manufacturing method
|
US6660656B2
(en)
|
1998-02-11 |
2003-12-09 |
Applied Materials Inc. |
Plasma processes for depositing low dielectric constant films
|
US6303523B2
(en)
*
|
1998-02-11 |
2001-10-16 |
Applied Materials, Inc. |
Plasma processes for depositing low dielectric constant films
|
US6340435B1
(en)
|
1998-02-11 |
2002-01-22 |
Applied Materials, Inc. |
Integrated low K dielectrics and etch stops
|
US6413583B1
(en)
|
1998-02-11 |
2002-07-02 |
Applied Materials, Inc. |
Formation of a liquid-like silica layer by reaction of an organosilicon compound and a hydroxyl forming compound
|
US6627532B1
(en)
*
|
1998-02-11 |
2003-09-30 |
Applied Materials, Inc. |
Method of decreasing the K value in SiOC layer deposited by chemical vapor deposition
|
US6593247B1
(en)
|
1998-02-11 |
2003-07-15 |
Applied Materials, Inc. |
Method of depositing low k films using an oxidizing plasma
|
US6054379A
(en)
|
1998-02-11 |
2000-04-25 |
Applied Materials, Inc. |
Method of depositing a low k dielectric with organo silane
|
US6287990B1
(en)
|
1998-02-11 |
2001-09-11 |
Applied Materials, Inc. |
CVD plasma assisted low dielectric constant films
|
TW410455B
(en)
*
|
1998-02-16 |
2000-11-01 |
United Microelectronics Corp |
Forming method for dual damascene structure
|
US6093656A
(en)
*
|
1998-02-26 |
2000-07-25 |
Vlsi Technology, Inc. |
Method of minimizing dishing during chemical mechanical polishing of semiconductor metals for making a semiconductor device
|
US6846739B1
(en)
*
|
1998-02-27 |
2005-01-25 |
Micron Technology, Inc. |
MOCVD process using ozone as a reactant to deposit a metal oxide barrier layer
|
TW376351B
(en)
*
|
1998-03-17 |
1999-12-11 |
United Microelectronics Corp |
Polishing barrier structure of chemical mechanical polishing
|
JP4663829B2
(ja)
*
|
1998-03-31 |
2011-04-06 |
三菱電機株式会社 |
薄膜トランジスタおよび該薄膜トランジスタを用いた液晶表示装置
|
US6171180B1
(en)
|
1998-03-31 |
2001-01-09 |
Cypress Semiconductor Corporation |
Planarizing a trench dielectric having an upper surface within a trench spaced below an adjacent polish stop surface
|
TW374224B
(en)
*
|
1998-04-03 |
1999-11-11 |
United Microelectronics Corp |
Dual damascene process for manufacturing low k dielectrics
|
US6087269A
(en)
*
|
1998-04-20 |
2000-07-11 |
Advanced Micro Devices, Inc. |
Method of making an interconnect using a tungsten hard mask
|
US6103455A
(en)
*
|
1998-05-07 |
2000-08-15 |
Taiwan Semiconductor Manufacturing Company |
Method to form a recess free deep contact
|
US6667553B2
(en)
|
1998-05-29 |
2003-12-23 |
Dow Corning Corporation |
H:SiOC coated substrates
|
US6627539B1
(en)
*
|
1998-05-29 |
2003-09-30 |
Newport Fab, Llc |
Method of forming dual-damascene interconnect structures employing low-k dielectric materials
|
US6080661A
(en)
*
|
1998-05-29 |
2000-06-27 |
Philips Electronics North America Corp. |
Methods for fabricating gate and diffusion contacts in self-aligned contact processes
|
US6159844A
(en)
*
|
1998-05-29 |
2000-12-12 |
Philips Electronics North America Corp. |
Fabrication of gate and diffusion contacts in self-aligned contact process
|
US6159871A
(en)
|
1998-05-29 |
2000-12-12 |
Dow Corning Corporation |
Method for producing hydrogenated silicon oxycarbide films having low dielectric constant
|
US6130126A
(en)
*
|
1998-06-26 |
2000-10-10 |
Texas Instruments Incorporated |
Self-planarizing DRAM chip avoids edge flaking
|
TW396524B
(en)
*
|
1998-06-26 |
2000-07-01 |
United Microelectronics Corp |
A method for fabricating dual damascene
|
US6025259A
(en)
*
|
1998-07-02 |
2000-02-15 |
Advanced Micro Devices, Inc. |
Dual damascene process using high selectivity boundary layers
|
US6211092B1
(en)
*
|
1998-07-09 |
2001-04-03 |
Applied Materials, Inc. |
Counterbore dielectric plasma etch process particularly useful for dual damascene
|
KR100285700B1
(ko)
*
|
1998-07-10 |
2001-04-02 |
윤종용 |
반도체장치의콘택형성방법및그구조
|
US6220934B1
(en)
|
1998-07-23 |
2001-04-24 |
Micron Technology, Inc. |
Method for controlling pH during planarization and cleaning of microelectronic substrates
|
US6245662B1
(en)
*
|
1998-07-23 |
2001-06-12 |
Applied Materials, Inc. |
Method of producing an interconnect structure for an integrated circuit
|
US5918120A
(en)
*
|
1998-07-24 |
1999-06-29 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method for fabricating capacitor-over-bit line (COB) dynamic random access memory (DRAM) using tungsten landing plug contacts and Ti/TiN bit lines
|
TW374948B
(en)
*
|
1998-07-28 |
1999-11-21 |
United Microelectronics Corp |
Method of prevention of poisoning trenches in dual damascene process structures and dielectric layer windows
|
US5985753A
(en)
*
|
1998-08-19 |
1999-11-16 |
Advanced Micro Devices, Inc. |
Method to manufacture dual damascene using a phantom implant mask
|
US5972124A
(en)
|
1998-08-31 |
1999-10-26 |
Advanced Micro Devices, Inc. |
Method for cleaning a surface of a dielectric material
|
US6232231B1
(en)
|
1998-08-31 |
2001-05-15 |
Cypress Semiconductor Corporation |
Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect
|
US6534378B1
(en)
|
1998-08-31 |
2003-03-18 |
Cypress Semiconductor Corp. |
Method for forming an integrated circuit device
|
US6670209B1
(en)
|
1998-09-11 |
2003-12-30 |
Chartered Semiconductor Manufacturing Ltd. |
Embedded metal scheme for liquid crystal display (LCD) application
|
US6174803B1
(en)
|
1998-09-16 |
2001-01-16 |
Vsli Technology |
Integrated circuit device interconnection techniques
|
US6194128B1
(en)
|
1998-09-17 |
2001-02-27 |
Taiwan Semiconductor Manufacturing Company |
Method of dual damascene etching
|
US6326300B1
(en)
|
1998-09-21 |
2001-12-04 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene patterned conductor layer formation method
|
US6815336B1
(en)
*
|
1998-09-25 |
2004-11-09 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Planarization of copper damascene using reverse current electroplating and chemical mechanical polishing
|
US6800571B2
(en)
*
|
1998-09-29 |
2004-10-05 |
Applied Materials Inc. |
CVD plasma assisted low dielectric constant films
|
US6228758B1
(en)
*
|
1998-10-14 |
2001-05-08 |
Advanced Micro Devices, Inc. |
Method of making dual damascene conductive interconnections and integrated circuit device comprising same
|
US6528426B1
(en)
*
|
1998-10-16 |
2003-03-04 |
Texas Instruments Incorporated |
Integrated circuit interconnect and method
|
KR100304979B1
(ko)
|
1998-10-29 |
2001-10-19 |
김영환 |
반도체소자의배선형성방법
|
US6566249B1
(en)
|
1998-11-09 |
2003-05-20 |
Cypress Semiconductor Corp. |
Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures
|
US6276996B1
(en)
|
1998-11-10 |
2001-08-21 |
Micron Technology, Inc. |
Copper chemical-mechanical polishing process using a fixed abrasive polishing pad and a copper layer chemical-mechanical polishing solution specifically adapted for chemical-mechanical polishing with a fixed abrasive pad
|
US6206756B1
(en)
|
1998-11-10 |
2001-03-27 |
Micron Technology, Inc. |
Tungsten chemical-mechanical polishing process using a fixed abrasive polishing pad and a tungsten layer chemical-mechanical polishing solution specifically adapted for chemical-mechanical polishing with a fixed abrasive pad
|
US6100168A
(en)
*
|
1998-11-16 |
2000-08-08 |
Industrial Technology Research Institute |
Location selective transmutation doping on silicon wafers using high energy deuterons
|
US6150272A
(en)
*
|
1998-11-16 |
2000-11-21 |
Taiwan Semiconductor Manufacturing Company |
Method for making metal plug contacts and metal lines in an insulating layer by chemical/mechanical polishing that reduces polishing-induced damage
|
US6140227A
(en)
*
|
1998-11-25 |
2000-10-31 |
United Microelectronics Corp. |
Method of fabricating a glue layer of contact/via
|
US6277726B1
(en)
*
|
1998-12-09 |
2001-08-21 |
National Semiconductor Corporation |
Method for decreasing contact resistance of an electrode positioned inside a misaligned via for multilevel interconnects
|
US6287961B1
(en)
|
1999-01-04 |
2001-09-11 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene patterned conductor layer formation method without etch stop layer
|
US6187663B1
(en)
|
1999-01-19 |
2001-02-13 |
Taiwan Semiconductor Manufacturing Company |
Method of optimizing device performance via use of copper damascene structures, and HSQ/FSG, hybrid low dielectric constant materials
|
JP2000216247A
(ja)
|
1999-01-22 |
2000-08-04 |
Nec Corp |
半導体装置及びその製造方法
|
US6713234B2
(en)
*
|
1999-02-18 |
2004-03-30 |
Micron Technology, Inc. |
Fabrication of semiconductor devices using anti-reflective coatings
|
TW445581B
(en)
*
|
1999-03-03 |
2001-07-11 |
Taiwan Semiconductor Mfg |
Manufacturing method of metal interconnect
|
TW411515B
(en)
*
|
1999-03-15 |
2000-11-11 |
United Microelectronics Corp |
Method for alleviating photolithography error caused by difference of pattern density after chemical mechanical polishing
|
US6204096B1
(en)
*
|
1999-03-19 |
2001-03-20 |
United Microelectronics Corp. |
Method for reducing critical dimension of dual damascene process using spin-on-glass process
|
JP3910752B2
(ja)
*
|
1999-03-23 |
2007-04-25 |
株式会社東芝 |
半導体装置の製造方法
|
US6121150A
(en)
*
|
1999-04-22 |
2000-09-19 |
Advanced Micro Devices, Inc. |
Sputter-resistant hardmask for damascene trench/via formation
|
US6468135B1
(en)
|
1999-04-30 |
2002-10-22 |
International Business Machines Corporation |
Method and apparatus for multiphase chemical mechanical polishing
|
US6235653B1
(en)
|
1999-06-04 |
2001-05-22 |
Taiwan Semiconductor Manufacturing Company |
Ar-based si-rich oxynitride film for dual damascene and/or contact etch stop layer
|
FR2795236B1
(fr)
*
|
1999-06-15 |
2002-06-28 |
Commissariat Energie Atomique |
Procede de realisation d'interconnexions notamment en cuivre pour dispositifs micro-electroniques
|
US6265319B1
(en)
|
1999-09-01 |
2001-07-24 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene method employing spin-on polymer (SOP) etch stop layer
|
US7071557B2
(en)
*
|
1999-09-01 |
2006-07-04 |
Micron Technology, Inc. |
Metallization structures for semiconductor device interconnects, methods for making same, and semiconductor devices including same
|
US6611060B1
(en)
*
|
1999-10-04 |
2003-08-26 |
Kabushiki Kaisha Toshiba |
Semiconductor device having a damascene type wiring layer
|
US6376361B1
(en)
|
1999-10-18 |
2002-04-23 |
Chartered Semiconductor Manufacturing Ltd. |
Method to remove excess metal in the formation of damascene and dual interconnects
|
TW429533B
(en)
*
|
1999-10-18 |
2001-04-11 |
Taiwan Semiconductor Mfg |
Planarization method for polysilicon plug
|
US6207558B1
(en)
|
1999-10-21 |
2001-03-27 |
Applied Materials, Inc. |
Barrier applications for aluminum planarization
|
US6274485B1
(en)
*
|
1999-10-25 |
2001-08-14 |
Chartered Semiconductor Manufacturing Ltd. |
Method to reduce dishing in metal chemical-mechanical polishing
|
US6399489B1
(en)
|
1999-11-01 |
2002-06-04 |
Applied Materials, Inc. |
Barrier layer deposition using HDP-CVD
|
US6103569A
(en)
*
|
1999-12-13 |
2000-08-15 |
Chartered Semiconductor Manufacturing Ltd. |
Method for planarizing local interconnects
|
KR100358569B1
(ko)
*
|
1999-12-28 |
2002-10-25 |
주식회사 하이닉스반도체 |
반도체소자의 금속배선 형성방법
|
KR100403330B1
(ko)
*
|
1999-12-31 |
2003-10-30 |
주식회사 하이닉스반도체 |
반도체소자의 제조방법
|
US6303486B1
(en)
*
|
2000-01-28 |
2001-10-16 |
Advanced Micro Devices, Inc. |
Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer and an unconstrained copper anneal
|
DE10004394A1
(de)
*
|
2000-02-02 |
2001-08-16 |
Infineon Technologies Ag |
Verfahren zur Grabenätzung in Halbleitermaterial
|
US20010030169A1
(en)
*
|
2000-04-13 |
2001-10-18 |
Hideo Kitagawa |
Method of etching organic film and method of producing element
|
US6319837B1
(en)
*
|
2000-06-29 |
2001-11-20 |
Agere Systems Guardian Corp. |
Technique for reducing dishing in Cu-based interconnects
|
KR20010035157A
(ko)
*
|
2001-01-08 |
2001-05-07 |
장진 |
알루미늄 질화막을 완충층으로 이용한 액정디스플레이용박막 트랜지스터의 제조 방법
|
DE10042932C2
(de)
*
|
2000-08-31 |
2002-08-29 |
Infineon Technologies Ag |
Verfahren zur Herstellung eines Metallkontaktes in einem Dielektrikum
|
US6465297B1
(en)
|
2000-10-05 |
2002-10-15 |
Motorola, Inc. |
Method of manufacturing a semiconductor component having a capacitor
|
KR100351058B1
(ko)
|
2000-11-03 |
2002-09-05 |
삼성전자 주식회사 |
반도체 소자의 금속 배선 및 그 제조방법
|
DE10057463A1
(de)
*
|
2000-11-20 |
2002-05-29 |
Promos Technologies Inc |
Herstellungsverfahren für eine Metallleitung
|
US6376376B1
(en)
|
2001-01-16 |
2002-04-23 |
Chartered Semiconductor Manufacturing Ltd. |
Method to prevent CU dishing during damascene formation
|
US6709721B2
(en)
|
2001-03-28 |
2004-03-23 |
Applied Materials Inc. |
Purge heater design and process development for the improvement of low k film properties
|
US6969684B1
(en)
|
2001-04-30 |
2005-11-29 |
Cypress Semiconductor Corp. |
Method of making a planarized semiconductor structure
|
TW591089B
(en)
*
|
2001-08-09 |
2004-06-11 |
Cheil Ind Inc |
Slurry composition for use in chemical mechanical polishing of metal wiring
|
US6953389B2
(en)
*
|
2001-08-09 |
2005-10-11 |
Cheil Industries, Inc. |
Metal CMP slurry compositions that favor mechanical removal of oxides with reduced susceptibility to micro-scratching
|
US6884724B2
(en)
*
|
2001-08-24 |
2005-04-26 |
Applied Materials, Inc. |
Method for dishing reduction and feature passivation in polishing processes
|
US6926926B2
(en)
*
|
2001-09-10 |
2005-08-09 |
Applied Materials, Inc. |
Silicon carbide deposited by high density plasma chemical-vapor deposition with bias
|
CA2467806C
(en)
*
|
2001-11-20 |
2011-04-19 |
Rensselaer Polytechnic Institute |
Method for polishing a substrate surface
|
US7030428B2
(en)
*
|
2001-12-03 |
2006-04-18 |
Cree, Inc. |
Strain balanced nitride heterojunction transistors
|
US6828678B1
(en)
|
2002-03-29 |
2004-12-07 |
Silicon Magnetic Systems |
Semiconductor topography with a fill material arranged within a plurality of valleys associated with the surface roughness of the metal layer
|
US6797620B2
(en)
*
|
2002-04-16 |
2004-09-28 |
Applied Materials, Inc. |
Method and apparatus for improved electroplating fill of an aperture
|
US6982204B2
(en)
*
|
2002-07-16 |
2006-01-03 |
Cree, Inc. |
Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
|
JP3992569B2
(ja)
*
|
2002-08-30 |
2007-10-17 |
株式会社アドバンスト・ディスプレイ |
液晶表示装置
|
KR20050057123A
(ko)
*
|
2002-09-04 |
2005-06-16 |
코닌클리즈케 필립스 일렉트로닉스 엔.브이. |
인레이드 금속 구조물의 제조 방법 및 반도체 디바이스의제조 방법
|
US6995085B2
(en)
*
|
2003-01-17 |
2006-02-07 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Underlayer protection for the dual damascene etching
|
US7279410B1
(en)
*
|
2003-03-05 |
2007-10-09 |
Advanced Micro Devices, Inc. |
Method for forming inlaid structures for IC interconnections
|
US20040245216A1
(en)
*
|
2003-06-06 |
2004-12-09 |
Chien-Shing Pai |
Devices and method of their manufacture
|
JP4254430B2
(ja)
*
|
2003-08-07 |
2009-04-15 |
ソニー株式会社 |
半導体装置の製造方法
|
DE102004001853B3
(de)
*
|
2004-01-13 |
2005-07-21 |
Infineon Technologies Ag |
Verfahren zum Herstellen von Kontaktierungsanschlüssen
|
US7901994B2
(en)
*
|
2004-01-16 |
2011-03-08 |
Cree, Inc. |
Methods of manufacturing group III nitride semiconductor devices with silicon nitride layers
|
US7045404B2
(en)
*
|
2004-01-16 |
2006-05-16 |
Cree, Inc. |
Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof
|
US7170111B2
(en)
*
|
2004-02-05 |
2007-01-30 |
Cree, Inc. |
Nitride heterojunction transistors having charge-transfer induced energy barriers and methods of fabricating the same
|
US7612390B2
(en)
*
|
2004-02-05 |
2009-11-03 |
Cree, Inc. |
Heterojunction transistors including energy barriers
|
JP2005303003A
(ja)
*
|
2004-04-12 |
2005-10-27 |
Kobe Steel Ltd |
表示デバイスおよびその製法
|
US7432142B2
(en)
*
|
2004-05-20 |
2008-10-07 |
Cree, Inc. |
Methods of fabricating nitride-based transistors having regrown ohmic contact regions
|
US7084441B2
(en)
|
2004-05-20 |
2006-08-01 |
Cree, Inc. |
Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same
|
US7238560B2
(en)
*
|
2004-07-23 |
2007-07-03 |
Cree, Inc. |
Methods of fabricating nitride-based transistors with a cap layer and a recessed gate
|
US20060017064A1
(en)
*
|
2004-07-26 |
2006-01-26 |
Saxler Adam W |
Nitride-based transistors having laterally grown active region and methods of fabricating same
|
US7709859B2
(en)
*
|
2004-11-23 |
2010-05-04 |
Cree, Inc. |
Cap layers including aluminum nitride for nitride-based transistors
|
US7456443B2
(en)
*
|
2004-11-23 |
2008-11-25 |
Cree, Inc. |
Transistors having buried n-type and p-type regions beneath the source region
|
US7161194B2
(en)
*
|
2004-12-06 |
2007-01-09 |
Cree, Inc. |
High power density and/or linearity transistors
|
US7355215B2
(en)
*
|
2004-12-06 |
2008-04-08 |
Cree, Inc. |
Field effect transistors (FETs) having multi-watt output power at millimeter-wave frequencies
|
US7465967B2
(en)
|
2005-03-15 |
2008-12-16 |
Cree, Inc. |
Group III nitride field effect transistors (FETS) capable of withstanding high temperature reverse bias test conditions
|
US8575651B2
(en)
|
2005-04-11 |
2013-11-05 |
Cree, Inc. |
Devices having thick semi-insulating epitaxial gallium nitride layer
|
US7626217B2
(en)
*
|
2005-04-11 |
2009-12-01 |
Cree, Inc. |
Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
|
US7919019B2
(en)
*
|
2005-04-27 |
2011-04-05 |
The Trustees Of The University Of Pennsylvania |
Nanostructure enhanced luminescent devices
|
US7879575B2
(en)
*
|
2005-04-27 |
2011-02-01 |
The Trustees Of The University Of Pennsylvania |
Nanostructures that provide a modified nanoenvironment for the enhancement of luminescence
|
US20090246888A1
(en)
*
|
2005-04-27 |
2009-10-01 |
The Trustees Of The University Of Pennsylvania |
Nanoassays
|
US7544963B2
(en)
*
|
2005-04-29 |
2009-06-09 |
Cree, Inc. |
Binary group III-nitride based high electron mobility transistors
|
US7615774B2
(en)
*
|
2005-04-29 |
2009-11-10 |
Cree.Inc. |
Aluminum free group III-nitride based high electron mobility transistors
|
US9331192B2
(en)
*
|
2005-06-29 |
2016-05-03 |
Cree, Inc. |
Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
|
US20070018198A1
(en)
*
|
2005-07-20 |
2007-01-25 |
Brandes George R |
High electron mobility electronic device structures comprising native substrates and methods for making the same
|
US7709269B2
(en)
|
2006-01-17 |
2010-05-04 |
Cree, Inc. |
Methods of fabricating transistors including dielectrically-supported gate electrodes
|
US7592211B2
(en)
|
2006-01-17 |
2009-09-22 |
Cree, Inc. |
Methods of fabricating transistors including supported gate electrodes
|
DE102007009914B4
(de)
*
|
2007-02-28 |
2010-04-22 |
Advanced Micro Devices, Inc., Sunnyvale |
Halbleiterbauelement in Form eines Feldeffekttransistors mit einem Zwischenschichtdielektrikumsmaterial mit erhöhter innerer Verspannung und Verfahren zur Herstellung desselben
|
US20080230906A1
(en)
*
|
2007-03-22 |
2008-09-25 |
Keith Kwong Hon Wong |
Contact structure having dielectric spacer and method
|
US20100081273A1
(en)
*
|
2008-09-30 |
2010-04-01 |
Powerchip Semiconductor Corp. |
Method for fabricating conductive pattern
|
TWI396242B
(zh)
*
|
2009-08-11 |
2013-05-11 |
Pixart Imaging Inc |
微電子裝置、微電子裝置的製造方法、微機電封裝結構及其封裝方法
|
US8247253B2
(en)
|
2009-08-11 |
2012-08-21 |
Pixart Imaging Inc. |
MEMS package structure and method for fabricating the same
|
US8883638B2
(en)
*
|
2012-01-18 |
2014-11-11 |
United Microelectronics Corp. |
Method for manufacturing damascene structure involving dummy via holes
|
CN103378128A
(zh)
*
|
2012-04-17 |
2013-10-30 |
中芯国际集成电路制造(上海)有限公司 |
钝化层结构及其形成方法、刻蚀方法
|
US9159696B2
(en)
*
|
2013-09-13 |
2015-10-13 |
GlobalFoundries, Inc. |
Plug via formation by patterned plating and polishing
|
US10680137B2
(en)
|
2014-02-26 |
2020-06-09 |
Joled Inc. |
Electronic device having an intermediate layer disposed between two electrically-conductive layers
|
KR20160010960A
(ko)
*
|
2014-07-21 |
2016-01-29 |
삼성전기주식회사 |
인쇄회로기판 및 그 제조방법
|
US9917027B2
(en)
*
|
2015-12-30 |
2018-03-13 |
Globalfoundries Singapore Pte. Ltd. |
Integrated circuits with aluminum via structures and methods for fabricating the same
|
US10325870B2
(en)
*
|
2017-05-09 |
2019-06-18 |
International Business Machines Corporation |
Through-substrate-vias with self-aligned solder bumps
|