US20060017064A1 - Nitride-based transistors having laterally grown active region and methods of fabricating same - Google Patents

Nitride-based transistors having laterally grown active region and methods of fabricating same Download PDF

Info

Publication number
US20060017064A1
US20060017064A1 US10/899,215 US89921504A US2006017064A1 US 20060017064 A1 US20060017064 A1 US 20060017064A1 US 89921504 A US89921504 A US 89921504A US 2006017064 A1 US2006017064 A1 US 2006017064A1
Authority
US
United States
Prior art keywords
laterally grown
grown region
contact
region
disposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/899,215
Inventor
Adam Saxler
Scott Sheppard
Richard Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/899,215 priority Critical patent/US20060017064A1/en
Assigned to CREE, INC. reassignment CREE, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAXLER, ADAM WILLIAM, SHEPPARD, SCOTT, SMITH, RICHARD PETER
Priority to PCT/US2005/010869 priority patent/WO2006022872A1/en
Priority to EP05730396A priority patent/EP1779437B1/en
Priority to AT05730396T priority patent/ATE531081T1/en
Priority to JP2007523541A priority patent/JP2008507853A/en
Priority to TW094112474A priority patent/TW200605349A/en
Publication of US20060017064A1 publication Critical patent/US20060017064A1/en
Priority to US12/564,473 priority patent/US8946777B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds

Definitions

  • the present invention relates to semiconductor devices and, more particularly, to transistors that incorporate nitride-based active layers.
  • the present invention relates to transistors formed of semiconductor materials that can make them suitable for high power, high temperature, and/or high frequency applications.
  • Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications.
  • Si silicon
  • GaAs gallium arsenide
  • These, more familiar, semiconductor materials may not be well suited for higher power and/or high frequency applications, however, because of their relatively small bandgaps (e.g., 1.12 eV for Si and 1.42 for GaAs at room temperature) and/or relatively small breakdown voltages.
  • HEMT High Electron Mobility Transistor
  • MODFET modulation doped field effect transistor
  • This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a strong performance advantage over metal-semiconductor field effect transistors (MESFETs) for high-frequency applications.
  • MESFETs metal-semiconductor field effect transistors
  • High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system have the potential to generate large amounts of radio frequency (RF) power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity.
  • RF radio frequency
  • HEMTs in the GaN/AlGaN system have already been demonstrated.
  • U.S. Pat. Nos. 5,192,987 and 5,296,395 describe AlGaN/GaN HEMT structures and methods of manufacture.
  • U.S. Pat. No. 6,316,793, to Sheppard et al. which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
  • Some embodiments of the present invention provide high electron mobility transistors and/or methods of fabricating high electron mobility transistors that include a first Group III-nitride layer having vertically grown regions, laterally grown regions and a coalescence region.
  • a Group III-nitride channel layer is provided on the first Group III-nitride layer and a Group III-nitride barrier layer is provided on the Group III-nitride channel layer.
  • a drain contact, a source contact and a gate contact are provided on the barrier layer.
  • the gate contact is disposed on a portion of the barrier layer on a laterally grown region of the first Group III-nitride layer and at least a portion of one of the source contact and/or the drain contact is disposed on a portion of the barrier layer on a vertically grown region of the first Group III-nitride layer.
  • the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a depletion region of a two-dimensional electron gas extends from the gate contact under expected operating conditions.
  • the laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is 50% of a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
  • the laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
  • the laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
  • the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the source contact may be disposed on the barrier layer to extend across the coalescence region of the first Group III-nitride layer so as to bridge between two laterally grown regions of the first Group III-nitride layer.
  • the first Group III-nitride layer may be semi-insulating or insulating.
  • the laterally grown region on which the gate contact is provided extends from beneath the source contact to beneath the drain contact. In other embodiments of the present invention, the laterally grown region on which the gate contact is provided extends from beneath the gate contact to beneath the drain contact. In additional embodiments, the laterally grown region on which the gate contact is provided may extend from beneath the gate contact toward but not to beneath the drain contact. In some embodiments, the laterally grown region on which the gate contact is provided may extend from beneath the source contact toward but not to beneath the drain contact. In some embodiments of the present invention, the laterally grown region on which the gate contact is provided extends a majority of the distance from source contact to the drain contact.
  • the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer. In other embodiments, the laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact. In still further embodiments, the laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the laterally grown region on which the gate contact is disposed.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends to but not beyond the drain contact.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
  • the gate contact is disposed on a first laterally grown region and a portion of the source contact is disposed on a second laterally grown region adjacent the first laterally grown region.
  • the gate contact is disposed on a first laterally grown region and the source contact extends to but not beyond a second laterally grown region adjacent the first laterally grown region.
  • the gate contact is disposed on a first laterally grown region and the source contact does not extend to a second laterally grown region adjacent the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and a portion of the source contact is disposed on the second laterally grown region.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the source contact extends to but not beyond the second laterally grown region.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the source contact does not extend to the second laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact.
  • a portion of the source contact is disposed on the first laterally grown region.
  • the source contact extends to but not beyond the first laterally grown region.
  • the source contact does not extend to the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • the transistor further includes a substrate and the first Group III-nitride layer is provided on the substrate.
  • the substrate may include a trench and the laterally grown regions extend over the trench.
  • the substrate may be a silicon carbide substrate and the trench may be aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate.
  • the crystal plane of the silicon carbide substrate may be a plane in the ⁇ 11 ⁇ overscore (2) ⁇ 0 ⁇ family of planes or the ⁇ 10 ⁇ overscore (1) ⁇ 0 ⁇ family of planes.
  • a mask layer may be provided in the trench.
  • a mask pattern is provided on the substrate and the laterally grown regions extend over the mask pattern.
  • the laterally grown regions have substantially vertical growth sidewalls. In other embodiments, the laterally grown regions have trapezoidal growth sidewalls.
  • the first Group III-nitride layer includes a gallium nitride layer having deep level impurities therein.
  • the source contact, the gate contact and the drain contact each include a plurality of contact fingers and the laterally grown regions include a plurality of laterally grown regions separated by vertically grown regions, where a respective gate contact finger is provided on a corresponding one of the plurality of laterally grown regions.
  • the trench includes a plurality of trenches
  • the source contact, the gate contact and the drain contact each include a plurality of contact fingers and a respective gate contact finger is disposed above a corresponding one of the plurality of trenches.
  • Some embodiments of the present invention provide semiconductor devices and methods of fabricating semiconductor devices that include a silicon carbide die having a Group III-nitride layer thereon, the Group III-nitride layer having at least one vertically grown region and at least one laterally grown region and at least one Group III-nitride transistor on the silicon carbide die.
  • the laterally grown region does not extend substantially beyond a region of the silicon carbide die corresponding to the at least one Group III-nitride transistor.
  • the at least one Group III-nitride transistor includes a plurality of gate fingers and the laterally grown region includes a plurality of laterally grown regions disposed beneath respective ones of the gate fingers of the at least on Group III-nitride transistor.
  • the at least one Group III-nitride transistor may include a plurality Group-III nitride transistors and the at least one laterally grown region may include a plurality of laterally grown regions corresponding to respective ones of the plurality of Group III-nitride transistors.
  • the silicon carbide die is a portion of a silicon carbide wafer.
  • the silicon carbide wafer may include a major flat and the at least one laterally grown region may have a boundary with a vertically grown region that is perpendicular or parallel to the major flat.
  • the at least one Group III-nitride transistor may include a gallium nitride-based high electron mobility transistor (HEMT).
  • HEMT gallium nitride-based high electron mobility transistor
  • At least one Group III-nitride transistor on the silicon carbide die is provided in a region of the die other than the region of the die with the at least one laterally grown region.
  • At least one capacitor, resistor and/or inductor on the silicon carbide die may be provided in a region of the die other than the region of the die with the at least one laterally grown region.
  • the at least one laterally grown region has a boundary with a vertically grown region that is aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate.
  • the crystal plane of the silicon carbide substrate may be a plane in the ⁇ 11 ⁇ overscore (2) ⁇ 0 ⁇ family of planes or the ⁇ 10 ⁇ overscore (1) ⁇ 0 ⁇ family of planes.
  • FIG. 1 is a schematic drawing of nitride-based transistors according to some embodiments of the present invention.
  • FIG. 2 is a plan view illustration of transistors according to further embodiments of the present invention.
  • FIG. 3 is a plan view illustration of a wafer including dies according to further embodiments of the present invention.
  • FIGS. 4A-4D are schematic illustrations of fabrication of transistors according to further embodiments of the present invention.
  • FIGS. 5-15 are schematic drawings of nitride-based transistors according to further embodiments of the present invention.
  • first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure.
  • Embodiments of the present invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region.
  • a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
  • the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • Embodiments of the present invention provide Group III-nitride based transistors having a laterally grown active region and methods of forming such transistors.
  • Embodiments of the present invention may be suited for use in nitride-based HEMTs such as Group III-nitride based devices.
  • Group III nitride refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In).
  • Al aluminum
  • Ga gallium
  • In indium
  • the term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN.
  • the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as Al x Ga 1-x N where 0 ⁇ x ⁇ 1 are often used to describe them.
  • Suitable structures for GaN-based HEMTs that may utilize embodiments of the present invention include but are not limited to those described, for example, in commonly assigned U.S. Pat. No. 6,316,793 and U.S. application Ser. No. 09/904,333 filed Jul. 12, 2001 for “ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME,” U.S. provisional application Ser. No.
  • Transistors according to some embodiments of the present invention are schematically illustrated in FIG. 1 .
  • a substrate 10 is provided on which Group III-nitride based devices may be formed.
  • the substrate 10 may be a semi-insulating silicon carbide (SiC) substrate that may be, for example, 4H polytype of silicon carbide.
  • SiC silicon carbide
  • Other silicon carbide candidate polytypes include the 3C, 6H, and 15R polytypes.
  • the term “semi-insulating” is used descriptively rather than in an absolute sense.
  • the silicon carbide bulk crystal has a resistivity equal to or higher than about 1 ⁇ 10 5 ⁇ -cm at room temperature.
  • Optional buffer, nucleation and/or transition layers may be provided on the substrate 10 .
  • an AlN buffer layer may be provided to provide an appropriate crystal structure transition between the silicon carbide substrate and the remainder of the device.
  • Appropriate SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and methods for producing are described, for example, in U.S. Pat. Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety.
  • techniques for epitaxial growth of Group III nitrides have been described in, for example, U.S. Pat. Nos. 5,210,051; 5,393,993; 5,523,589; and 5,292,501, the contents of which are also incorporated herein by reference in their entirety.
  • silicon carbide may be the substrate material in some embodiments of the present invention
  • embodiments of the present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP, diamond and the like or combinations thereof.
  • an appropriate buffer layer also may be formed.
  • a trench 12 is provided in the substrate 10 . If a buffer layer is provided, the trench 12 may extend into and/or through the buffer layer(s).
  • a first Group III-nitride layer 15 is provided on the substrate 10 and extending over the trench 12 .
  • the first Group III-nitride layer 15 has laterally grown portions 16 that extend over the trench and meet in a coalescence region 18 .
  • the laterally grown portions 16 extend from vertically grown portions and begin approximately above the sidewalls of the trench 12 as illustrated by the dashed lines 17 and 19 .
  • the dashed lines 17 and 19 divide vertically grown and laterally grown portions of the first Group III-nitride layer 15 .
  • the laterally grown portions 16 of the first Group III-nitride layer 15 may have lower dislocation defect density that the vertically grown portions.
  • the trench 12 should be deep enough such that the laterally grown regions 16 coalesce before the trench 12 fills such that the laterally grown regions 16 are cantilevered over an opening or cavity.
  • the depth of the trench 12 will, therefore, depend on the width of the trench 12 .
  • the width of the trench 12 should be sufficiently wide to provide a laterally grown region 16 having the relationship to the active region, gate contact 34 , source contact 32 and/or drain contact 36 as described herein.
  • the term “active region” refers to the region between the source contact 32 and the drain contact 36 on which the gate contact 34 is provided.
  • the trench may be about 8 ⁇ m wide and at least 4 ⁇ m deep.
  • the cantilevered portions 16 of the first Group III-nitride layer 15 will meet in the coalescence region 18 before low quality, polycrstallyine GaN will fill the trench 12 .
  • growth within the trench 12 may be suppressed by forming a mask in the bottom of the trench 12 .
  • the trench 12 extends perpendicular or parallel to a crystal plane of the substrate 10 .
  • the trench 12 may extend parallel or perpendicular to a plane in the ⁇ 11 ⁇ overscore (2) ⁇ 0 ⁇ family of planes or the ⁇ 10 ⁇ overscore (1) ⁇ 0 ⁇ family of planes of a silicon carbide substrate.
  • the trench 12 extends parallel or perpendicular to a major flat of a silicon carbide wafer that provides the substrate 10 .
  • the trench 12 may be oriented with respect to the crystal structure to provide vertical sidewall growth of the laterally grown regions 16 of the first Group III-nitride layer 15 .
  • the sidewall growth may be substantially perpendicular to the surface of the substrate 10 .
  • the trench 12 may be oriented with respect to the crystal structure to provide trapezoidal sidewall growth of the laterally grown regions 16 of the first Group III-nitride layer 15 .
  • the sidewall growth may be oblique to the surface of the substrate 10 .
  • the first Group III-nitride layer 15 may be an insulating or semi-insulating Group-III nitride layer.
  • the first Group III-nitride layer 15 is a gallium nitride based layer, such as a GaN layer, incorporating sufficient deep level dopants to provide insulating behavior.
  • the first Group III-nitride layer 15 may be a GaN layer doped with Fe.
  • a channel layer 20 is provided on the first Group III-nitride layer 15 .
  • the channel layer 20 may be deposited on first Group III-nitride layer 15 .
  • the channel layer may be deposited by MOCVD or by other techniques known to those of skill in the art, such as MBE or HVPE.
  • the channel layer 20 is a Group III-nitride, such as Al x Ga 1-x N where 0 ⁇ x ⁇ 1, provided that the bandgap of the channel layer 20 is less than the bandgap of the barrier layer 30 .
  • x 0, indicating that the channel layer 20 is GaN.
  • the channel layer 20 may also be other Group III-nitrides such as InGaN, AlInGaN or the like.
  • the channel layer 20 may be undoped (“unintentionally doped”).
  • the channel layer 20 may also be a multi-layer structure, such as a superlattice or combinations of GaN, AlGaN or the like.
  • a barrier layer 30 is provided on the channel layer 20 .
  • the channel layer 20 may have a bandgap that is less than the bandgap of the barrier layer 30 .
  • the barrier layer 30 may be deposited on the channel layer 20 .
  • the barrier layer 30 is AlN, AlInN, AlGaN and/or AlInGaN.
  • the barrier layer 30 includes multiple layers.
  • the barrier layer 30 may be about 1 nm of AlN with about 25 nm of AlGaN on the AlN layer. Examples of barrier layers according to certain embodiments of the present invention are described in U.S. patent application Ser. No.
  • the barrier layer 30 may be a Group III-nitride and has a bandgap larger than that of the channel layer 20 . Accordingly, in certain embodiments of the present invention, the barrier layer 30 is AlGaN, AlInGaN and/or AlN or combinations of layers thereof. Other materials may also be used for the barrier layer 30 . For example, ZnGeN 2 , ZnSiN 2 and/or MgGeN 2 could also be used.
  • a source contact 32 , a gate contact 34 and a drain contact 36 are provided on the barrier layer 30 .
  • the gate contact 34 may be a Schottky gate contact.
  • the source contact 32 and drain contact 36 may be ohmic contacts. Materials for and formation of source, drain and gate contacts of Group III-nitride transistors are known to those of skill in the art and, therefore, are not described in detail herein.
  • the gate contact 34 is provided on the barrier layer 30 in a region that is disposed on a laterally grown portion 16 of the first Group III-nitride layer 15 .
  • the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 a distance “d” that is at least as far as a depletion region of a two-dimensional electron gas extends from the edge of the gate contact 34 on the drain side under expected operating conditions.
  • the distance “d” may be about 1.5 ⁇ m.
  • the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength at least 50% less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions. In further embodiments of the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions.
  • the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength at least two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions.
  • the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 but not to the drain contact 36 such that the drain contact 36 is disposed on a vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 may be disposed on the barrier layer 30 to extend across the coalescence region 18 of the first Group III-nitride layer 15 so as to bridge between two laterally grown regions 16 of the first Group III-nitride layer 15 .
  • the laterally grown regions 16 are shown as extending to a location between the gate contact 34 and the drain contact 36 , other configurations may also be utilized.
  • the laterally grown region 16 on which the gate contact 34 is provided extends from beneath the source contact 32 to beneath the drain contact 36 .
  • the laterally grown region 16 on which the gate contact is provided could only extend from beneath the gate contact 34 to beneath the drain contact 36 .
  • the laterally grown region 16 on which the gate contact 34 is provided may extend from beneath the gate contact 34 toward but not to beneath the drain contact 36 .
  • the laterally grown region on which the gate contact 34 is provided may extend from beneath the source contact 32 toward but not to beneath the drain contact 36 .
  • the laterally grown region on which the gate contact 34 is provided extends a majority of the distance from source contact 32 to the drain contact 36 .
  • FIG. 1 While embodiments of the present invention have been illustrated in FIG. 1 with reference to cantilevered growth to provide the laterally grown portions 16 extending over the trench 12 , in other embodiments of the present invention, epitaxial lateral overgrowth over a mask or pendeo-epitaxial growth from sidewalls of a trench in a Group III-nitride layer may also be provided.
  • a mask pattern could be provided on the substrate 10 and the first Group III-nitride layer grown laterally over the mask.
  • care may need to be taken in such a case to avoid contamination of the Group III-nitride layer by the mask.
  • the silicon from the mask may contaminate the GaN to dope the GaN conductive.
  • a mask of diamond or other thermally conductive material could be utilized.
  • a buried conductive layer could be unintentionally created.
  • a Group III-nitride layer maybe provided on the substrate 10 and trenches formed in the Group III-nitride layer.
  • the laterally grown portions 16 would then be grown from the sidewalls of the trenches in the first Group III-nitride layer.
  • FIG. 2 is a plan view of a portion of a transistor having multiple gate, source and drain fingers according to some embodiments of the present invention.
  • a plurality of gate contacts 34 are provided between corresponding source contacts 32 and drain contacts 36 .
  • the gate contacts 34 are connected together by a gate metal interconnect 34 ′
  • the drain contacts 36 are connected together by a drain contact interconnect 36 ′
  • the source contacts 32 are connected together in another interconnect metal layer (not shown) utilizing techniques known to those of skill in the art.
  • the active area of the transistor is defined laterally by an isolation edge 40 as shown in FIG. 2 , where current flows between the terminals nominally within the region defined by the isolation edge 40 .
  • the isolation edge 40 may, for example, be provide by an implanted region or mesa termination.
  • the trenches 12 may extend beyond the isolation edge 40 and may extend beyond the isolation edge 40 a distance sufficient so that edge effects of the lateral growth do not extend substantially into the active region of the device. For example, a distance of several microns may be sufficient.
  • the trench 12 may be provided in an active device region, such as between the source and drain contacts 32 , 36 and extends under the source contact 32 as illustrated in FIG. 2 .
  • the trenches 12 need not be provided in all regions of the substrate 10 but may be limited to regions where the lower dislocation density may provide the most benefit.
  • the trenches 12 could, but need not, extend to beneath the gate interconnect 34 ′ that interconnects the fingers 34 of the gate or to beneath the region of the source or drain interconnects 36 ′ that interconnects the fingers of the source or drain contacts 34 , 36 .
  • the trenches 12 may be somewhat wider than the active region but need not be so large as to extend to other areas where, for example, other devices, such as passive devices or discrete devices including, for example, resistors, capacitors or inductors, may be formed.
  • FIG. 3 is a plan view of a wafer 100 having die 110 according to some embodiments of the present invention.
  • the die 110 may have a particular region 120 where trenches are formed to make transistors as described above with reference to FIGS. 1 and/or 2 .
  • the region 120 may be less than the entire die 110 .
  • a silicon carbide die having at least one trench and at least one Group III-nitride transistor on the silicon carbide die is provided.
  • the trench is disposed only in a region of the silicon carbide die corresponding to an active region of the Group III-nitride transistor.
  • Other devices including other transistors that are not formed on laterally grown regions, may be provided in other regions of the die 110 outside of the region 120 .
  • multiple trenches to provide multiple transistors may be provided in the region 120 .
  • the wafer 100 is illustrated as having multiple die 110 , that may be subsequently singulated to provide a plurality of chips, in some embodiments, the wafer 100 may be a single die such that the wafer-provides the die.
  • multiple regions 120 may be provided in a single die 110 .
  • the trenches in the region 120 of the die 110 may be aligned to the major flat or the minor flat of the wafer 100 . In some embodiments of the present invention, the trenches are aligned perpendicular or parallel to the major flat of the wafer 100 .
  • FIGS. 4A-4D and FIG. 1 illustrate fabrication of transistors utilizing cantilevered growth of the first Group III-nitride layer.
  • other lateral growth techniques such as ELO or pendeo-epitaxial growth could also be utilized.
  • fabrication of transistors according to some embodiments of the present invention will be described with reference to a silicon carbide substrate and a GaN first Group III-nitride layer, however, other materials may be utilized as described above. If other materials or growth techniques are utilized, modifications in the fabrication described herein may be needed in light of the different materials and/or growth technique.
  • cantilevered growth may be provided for forming the epitaxial layers in-situ in a continuous process in an epitaxial growth reactor by varying the source materials during growth.
  • a Group III-nitride layer is first formed on a substrate, removed from the reactor, masked and etched and then returned to the reactor to grow the remaining layers.
  • the use of cantilevered growth may provide for fewer fabrication steps.
  • a substrate 10 such as a semi-insulating silicon carbide substrate, has a trench 12 formed therein.
  • the trench 12 may be formed by forming and patterning a mask on the substrate 10 , etching the substrate 10 utilizing the patterned mask and, subsequently, removing the patterned mask.
  • a reactive ion etch may be used to etch the substrate 10 if the substrate 10 is silicon carbide.
  • Other etching techniques could also be utilized.
  • the mask may be aligned to the flats of the wafer to assure that the trench is aligned to a crystal plane of the substrate 10 .
  • alignment marks may also be etched into the substrate 10 so that subsequent fabrication of, for example, ohmic contacts and/or the gate contact may be aligned to the trench 12 .
  • Such alignment marks may be provided in the substrate 10 as the subsequent GaN-based layers may be transparent and, therefore, the alignment marks may be visible through the subsequently formed layers for use in subsequent fabrication steps.
  • FIG. 4B illustrates the growth of the first Group III-nitride layer 15 , such as a GaN layer.
  • the first layer 15 would be preceded by the deposition of a thin nucleation layer such as AlN in the case of a SiC substrate and a GaN first layer.
  • a GaN layer having insulating properties may be grown, for example, by metal organic chemical vapor deposition (MOCVD) incorporating sufficient deep level dopants, such as Fe, into the layer to provide insulating properties to the GaN layer.
  • MOCVD metal organic chemical vapor deposition
  • the deep level dopant source may be discontinued and the channel layer 20 may be grown on the first Group III-nitride layer 15 as illustrated in FIG. 4C .
  • the coalescence region may not extend into and/or through layers subsequently formed on the first Group III-nitride layer 15 .
  • the Fe source may be discontinued and a GaN layer grown on the Fe doped GaN layer in-situ.
  • the source materials may be altered and the barrier layer 30 grown on the channel layer 20 .
  • Al may be added to the GaN source materials and AlGaN grown as the barrier layer 30 .
  • Such layers may be formed by MOCVD as described above.
  • the first Group III-nitride layer 15 , the channel layer 20 and the barrier layer 30 may be formed in a continuous process without the need for additional growth, mask and/or etching steps.
  • FIG. 4D illustrates the formation of the ohmic contacts for the source contact 32 and the drain contact 36 .
  • These contacts may, for example, be formed by depositing and patterning an ohmic contact material utilizing conventional techniques. The particular technique of forming ohmic contacts may depend on the structure of the transistor device. For example, the contacts may be formed in a recess or on a regrown layer.
  • anneals or other processing to form the source contact 32 and the drain contact 36 may be provided. For example, encapsulation layers may be provided to protect the barrier layer 30 from damage during contact anneals.
  • the formation of ohmic contacts for Group III-nitride devices is known to those of skill in the art and, therefore, need not be described further herein.
  • the ohmic contacts may be patterned, for example, utilizing the alignment marks etched in the substrate 10 as described above.
  • the gate contact 34 may also be formed as illustrated in FIG. 1 .
  • the gate contact 34 may, for example, be formed by depositing and patterning a Schottky contact material utilizing conventional techniques. The formation of gate contacts for Group III-nitride devices is known to those of skill in the art and, therefore, need not be described further herein.
  • the gate contact 34 may be patterned, for example, utilizing the alignment marks etched in the substrate 10 as described above.
  • any suitable technique for forming the ohmic contacts and the gate contact may be utilized while providing the alignment to the laterally grown regions described herein.
  • techniques and/or structures such as those described in the above referenced United States Patents, Patent Applications and/or publications as well as U.S. patent application Ser. No. ______ (Attorney Docket No. 5308-413), entitled “METHODS OF FABRICATING NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS AND NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS,” filed May 20, 2004, U.S. patent application Ser. No. ______ (Attorney Docket No.
  • FIGS. 5 through 15 illustrate different configurations of source contact 32 , drain contact 36 and gate contact 34 with reference to the laterally grown regions 16 and coalescence region 18 according to further embodiments of the present invention.
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not substantially beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the active region of the device in FIG. 5 is provided in a single laterally grown region 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the active region of the device in FIG. 6 is provided in a single laterally grown region 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36 .
  • the active region of the device in FIG. 7 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36 .
  • the active region of the device in FIG. 8 is provided in two adjacent laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36 .
  • the active region of the device in FIG. 9 is provided in two adjacent laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32 .
  • the active region of the device in FIG. 10 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32 .
  • the active region of the device in FIG. 11 is provided in two adjacent laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32 .
  • the active region of the device in FIG. 12 is provided in two adjacent laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18 .
  • the active region of the device in FIG. 13 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18 .
  • the active region of the device in FIG. 14 is provided in two adjacent laterally grown regions 16 .
  • the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the source contact 32 does not bridge the coalescence region 18 .
  • the gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18 .
  • the active region of the device in FIG. 15 is provided in two adjacent laterally grown regions 16 .
  • FIGS. 1 and 5 through 15 illustrate variations in the gate contact 34 , source contact 32 and drain contact 36 placement
  • additional variations may be provided.
  • the embodiments illustrated in FIGS. 7 through 15 could be provided with the source contact 32 extending to but not beyond the boundary 19 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • the embodiments illustrated in FIGS. 7 through 15 could be provided with the source contact 32 not extending to the boundary 19 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15 .
  • embodiments of the present invention have been illustrated with reference to a particular HEMT structure, other structures that may allow for the formation of the gate over a laterally grown region of a Group III-nitride may also be provided.
  • an insulating layer may be provided between the gate and the barrier layer to provide a MISHEMT. Accordingly, embodiments of the present invention should not be construed as limited to the particular transistor structure described herein.

Abstract

High electron mobility transistors and/or methods of fabricating high electron mobility transistors that include a first Group III-nitride layer having vertically grown regions, laterally grown regions and a coalescence region are provided. A Group III-nitride channel layer is provided on the first Group III-nitride layer and a Group III-nitride barrier layer is provided on the Group III-nitride channel layer. A drain contact, a source contact and a gate contact are provided on the barrier layer. The gate contact is disposed on a portion of the barrier layer on a laterally grown region of the first Group III-nitride layer and at least a portion of one of the source contact and/or the drain contact is disposed on a portion of the barrier layer on a vertically grown region of the first Group III-nitride layer.

Description

    FIELD OF THE INVENTION
  • The present invention relates to semiconductor devices and, more particularly, to transistors that incorporate nitride-based active layers.
  • BACKGROUND
  • The present invention relates to transistors formed of semiconductor materials that can make them suitable for high power, high temperature, and/or high frequency applications. Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications. These, more familiar, semiconductor materials may not be well suited for higher power and/or high frequency applications, however, because of their relatively small bandgaps (e.g., 1.12 eV for Si and 1.42 for GaAs at room temperature) and/or relatively small breakdown voltages.
  • In light of the difficulties presented by Si and GaAs, interest in high power, high temperature and/or high frequency applications and devices has turned to wide bandgap semiconductor materials such as silicon carbide (2.996 eV for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for GaN at room temperature). These materials, typically, have higher electric field breakdown strengths and higher electron saturation velocities as compared to gallium arsenide and silicon.
  • A device of particular interest for high power and/or high frequency applications is the High Electron Mobility Transistor (HEMT), which is also known as a modulation doped field effect transistor (MODFET). These devices may offer operational advantages under a number of circumstances because a two-dimensional electron gas (2DEG) is formed at the heterojunction of two semiconductor materials with different bandgap energies, and where the smaller bandgap material has a higher electron affinity. The 2DEG is an accumulation layer in the undoped (“unintentionally doped”), smaller bandgap material and can contain a very high sheet electron concentration in excess of, for example, 1013 carriers/cm2. Additionally, electrons that originate in the wider-bandgap semiconductor transfer to the 2DEG, allowing a high electron mobility due to reduced ionized impurity scattering.
  • This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a strong performance advantage over metal-semiconductor field effect transistors (MESFETs) for high-frequency applications.
  • High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system have the potential to generate large amounts of radio frequency (RF) power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity. A major portion of the electrons in the 2DEG is attributed to polarization in the AlGaN.
  • HEMTs in the GaN/AlGaN system have already been demonstrated. U.S. Pat. Nos. 5,192,987 and 5,296,395 describe AlGaN/GaN HEMT structures and methods of manufacture. U.S. Pat. No. 6,316,793, to Sheppard et al., which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
  • SUMMARY OF THE INVENTION
  • Some embodiments of the present invention provide high electron mobility transistors and/or methods of fabricating high electron mobility transistors that include a first Group III-nitride layer having vertically grown regions, laterally grown regions and a coalescence region. A Group III-nitride channel layer is provided on the first Group III-nitride layer and a Group III-nitride barrier layer is provided on the Group III-nitride channel layer. A drain contact, a source contact and a gate contact are provided on the barrier layer. The gate contact is disposed on a portion of the barrier layer on a laterally grown region of the first Group III-nitride layer and at least a portion of one of the source contact and/or the drain contact is disposed on a portion of the barrier layer on a vertically grown region of the first Group III-nitride layer.
  • In further embodiments of the present invention, the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a depletion region of a two-dimensional electron gas extends from the gate contact under expected operating conditions. The laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is 50% of a strength of an electric field at a drain side edge of the gate contact under expected operating conditions. The laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions. The laterally grown region on which the gate contact is disposed may extend toward the drain contact at least as far as a point where a strength of an electric field is two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
  • In additional embodiments of the present invention, the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer. Furthermore, the source contact may be disposed on the barrier layer to extend across the coalescence region of the first Group III-nitride layer so as to bridge between two laterally grown regions of the first Group III-nitride layer. The first Group III-nitride layer may be semi-insulating or insulating.
  • In still further embodiments of the present invention, the laterally grown region on which the gate contact is provided extends from beneath the source contact to beneath the drain contact. In other embodiments of the present invention, the laterally grown region on which the gate contact is provided extends from beneath the gate contact to beneath the drain contact. In additional embodiments, the laterally grown region on which the gate contact is provided may extend from beneath the gate contact toward but not to beneath the drain contact. In some embodiments, the laterally grown region on which the gate contact is provided may extend from beneath the source contact toward but not to beneath the drain contact. In some embodiments of the present invention, the laterally grown region on which the gate contact is provided extends a majority of the distance from source contact to the drain contact.
  • In some embodiments of the present invention, the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer. In other embodiments, the laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact. In still further embodiments, the laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the laterally grown region on which the gate contact is disposed.
  • In additional embodiments of the present invention, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer. In further embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact. In still further embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
  • In other embodiments of the present invention, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer. In further embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends to but not beyond the drain contact. In some embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
  • In yet further embodiments of the present invention, the gate contact is disposed on a first laterally grown region and a portion of the source contact is disposed on a second laterally grown region adjacent the first laterally grown region. In additional embodiments, the gate contact is disposed on a first laterally grown region and the source contact extends to but not beyond a second laterally grown region adjacent the first laterally grown region. In other embodiments, the gate contact is disposed on a first laterally grown region and the source contact does not extend to a second laterally grown region adjacent the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • In some embodiments of the present invention, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and a portion of the source contact is disposed on the second laterally grown region. In other embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the source contact extends to but not beyond the second laterally grown region. In still further embodiments, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the source contact does not extend to the second laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • In additional embodiments of the present invention, the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact. A portion of the source contact is disposed on the first laterally grown region. In further embodiments, the source contact extends to but not beyond the first laterally grown region. In still further embodiments, the source contact does not extend to the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
  • In still further embodiments of the present invention, the transistor further includes a substrate and the first Group III-nitride layer is provided on the substrate. The substrate may include a trench and the laterally grown regions extend over the trench. The substrate may be a silicon carbide substrate and the trench may be aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate. For example, the crystal plane of the silicon carbide substrate may be a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes. A mask layer may be provided in the trench. In other embodiments of the present invention, a mask pattern is provided on the substrate and the laterally grown regions extend over the mask pattern.
  • In some embodiments of the present invention, the laterally grown regions have substantially vertical growth sidewalls. In other embodiments, the laterally grown regions have trapezoidal growth sidewalls.
  • In particular embodiments of the present invention, the first Group III-nitride layer includes a gallium nitride layer having deep level impurities therein.
  • In further embodiments of the present invention, the source contact, the gate contact and the drain contact each include a plurality of contact fingers and the laterally grown regions include a plurality of laterally grown regions separated by vertically grown regions, where a respective gate contact finger is provided on a corresponding one of the plurality of laterally grown regions.
  • In still further embodiments of the present invention, the trench includes a plurality of trenches, the source contact, the gate contact and the drain contact each include a plurality of contact fingers and a respective gate contact finger is disposed above a corresponding one of the plurality of trenches.
  • Some embodiments of the present invention provide semiconductor devices and methods of fabricating semiconductor devices that include a silicon carbide die having a Group III-nitride layer thereon, the Group III-nitride layer having at least one vertically grown region and at least one laterally grown region and at least one Group III-nitride transistor on the silicon carbide die. The laterally grown region does not extend substantially beyond a region of the silicon carbide die corresponding to the at least one Group III-nitride transistor.
  • In further embodiments of the present invention, the at least one Group III-nitride transistor includes a plurality of gate fingers and the laterally grown region includes a plurality of laterally grown regions disposed beneath respective ones of the gate fingers of the at least on Group III-nitride transistor. The at least one Group III-nitride transistor may include a plurality Group-III nitride transistors and the at least one laterally grown region may include a plurality of laterally grown regions corresponding to respective ones of the plurality of Group III-nitride transistors.
  • In particular embodiments of the present invention, the silicon carbide die is a portion of a silicon carbide wafer. The silicon carbide wafer may include a major flat and the at least one laterally grown region may have a boundary with a vertically grown region that is perpendicular or parallel to the major flat. The at least one Group III-nitride transistor may include a gallium nitride-based high electron mobility transistor (HEMT).
  • In further embodiments of the present invention, at least one Group III-nitride transistor on the silicon carbide die is provided in a region of the die other than the region of the die with the at least one laterally grown region. At least one capacitor, resistor and/or inductor on the silicon carbide die may be provided in a region of the die other than the region of the die with the at least one laterally grown region.
  • In additional embodiments of the present invention, the at least one laterally grown region has a boundary with a vertically grown region that is aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate. The crystal plane of the silicon carbide substrate may be a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic drawing of nitride-based transistors according to some embodiments of the present invention.
  • FIG. 2 is a plan view illustration of transistors according to further embodiments of the present invention.
  • FIG. 3 is a plan view illustration of a wafer including dies according to further embodiments of the present invention.
  • FIGS. 4A-4D are schematic illustrations of fabrication of transistors according to further embodiments of the present invention.
  • FIGS. 5-15 are schematic drawings of nitride-based transistors according to further embodiments of the present invention.
  • DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
  • The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. It will be understood that when an element or layer is referred to as being “on”, “connected to” or “coupled to” another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on,” “directly connected to” or “directly coupled to” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
  • Embodiments of the present invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • Embodiments of the present invention provide Group III-nitride based transistors having a laterally grown active region and methods of forming such transistors.
  • Embodiments of the present invention may be suited for use in nitride-based HEMTs such as Group III-nitride based devices. As used herein, the term “Group III nitride” refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In). The term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN. As is well understood by those in this art, the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as AlxGa1-xN where 0≦x≦1 are often used to describe them.
  • Suitable structures for GaN-based HEMTs that may utilize embodiments of the present invention include but are not limited to those described, for example, in commonly assigned U.S. Pat. No. 6,316,793 and U.S. application Ser. No. 09/904,333 filed Jul. 12, 2001 for “ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME,” U.S. provisional application Ser. No. 60/290,195 filed May 11, 2001 for “GROUP III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER,” U.S. patent application Ser. No. 10/102,272, to Smorchkova et al., entitled “GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER” and/or Shen et al., “High-Power Polarization-Engineered GaN/AlGaN/GaN HEMTs Without Surface Passivation,” IEEE Electron Device Letters, Vol. 25, No. 1, pp. 7-9, January 2004, the disclosures of which are hereby incorporated herein by reference in their entirety.
  • Transistors according to some embodiments of the present invention are schematically illustrated in FIG. 1. As seen in FIG. 1, a substrate 10 is provided on which Group III-nitride based devices may be formed. In particular embodiments of the present invention, the substrate 10 may be a semi-insulating silicon carbide (SiC) substrate that may be, for example, 4H polytype of silicon carbide. Other silicon carbide candidate polytypes include the 3C, 6H, and 15R polytypes. The term “semi-insulating” is used descriptively rather than in an absolute sense. In particular embodiments of the present invention, the silicon carbide bulk crystal has a resistivity equal to or higher than about 1×105 Ω-cm at room temperature.
  • Optional buffer, nucleation and/or transition layers (not shown) may be provided on the substrate 10. For example, an AlN buffer layer may be provided to provide an appropriate crystal structure transition between the silicon carbide substrate and the remainder of the device. Appropriate SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and methods for producing are described, for example, in U.S. Pat. Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety. Similarly, techniques for epitaxial growth of Group III nitrides have been described in, for example, U.S. Pat. Nos. 5,210,051; 5,393,993; 5,523,589; and 5,292,501, the contents of which are also incorporated herein by reference in their entirety.
  • Although silicon carbide may be the substrate material in some embodiments of the present invention, embodiments of the present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP, diamond and the like or combinations thereof. For example, substrates as described in U.S. patent application Ser. No. 10/707,898 entitled “SILICON CARBIDE ON DIAMOND SUBSTRATES AND RELATED DEVICES AND METHODS,” filed Jan. 22, 2004, the disclosure of which is incorporated herein as if set forth in its entirety, could also be utilized. In some embodiments, an appropriate buffer layer also may be formed.
  • Returning to FIG. 1, a trench 12 is provided in the substrate 10. If a buffer layer is provided, the trench 12 may extend into and/or through the buffer layer(s). A first Group III-nitride layer 15 is provided on the substrate 10 and extending over the trench 12. The first Group III-nitride layer 15 has laterally grown portions 16 that extend over the trench and meet in a coalescence region 18. The laterally grown portions 16 extend from vertically grown portions and begin approximately above the sidewalls of the trench 12 as illustrated by the dashed lines 17 and 19. Thus, the dashed lines 17 and 19 divide vertically grown and laterally grown portions of the first Group III-nitride layer 15. The laterally grown portions 16 of the first Group III-nitride layer 15 may have lower dislocation defect density that the vertically grown portions.
  • The trench 12 should be deep enough such that the laterally grown regions 16 coalesce before the trench 12 fills such that the laterally grown regions 16 are cantilevered over an opening or cavity. The depth of the trench 12 will, therefore, depend on the width of the trench 12. Furthermore, the width of the trench 12 should be sufficiently wide to provide a laterally grown region 16 having the relationship to the active region, gate contact 34, source contact 32 and/or drain contact 36 as described herein. As used herein, the term “active region” refers to the region between the source contact 32 and the drain contact 36 on which the gate contact 34 is provided. For example, for a GaN layer, in some embodiments of the present invention, the trench may be about 8 μm wide and at least 4 μm deep. Thus, if the lateral and vertical growth rates are approximately the same the cantilevered portions 16 of the first Group III-nitride layer 15 will meet in the coalescence region 18 before low quality, polycrstallyine GaN will fill the trench 12. In some embodiments, growth within the trench 12 may be suppressed by forming a mask in the bottom of the trench 12. Furthermore, in cantilevered growth, because a cavity corresponding to the trench 12 remains after formation of the first Group III-nitride layer 15, it may be beneficial to provide as narrow a trench as results in the desired laterally grown region. Such may be the case because, in operation, heat is typically generated in the high field region of the transistor. If the high field region is over a cavity, heat dissipation through the substrate 10 may be reduced.
  • In some embodiments of the present invention, the trench 12 extends perpendicular or parallel to a crystal plane of the substrate 10. For example, the trench 12 may extend parallel or perpendicular to a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes of a silicon carbide substrate. In particular embodiments of the present invention, the trench 12 extends parallel or perpendicular to a major flat of a silicon carbide wafer that provides the substrate 10. In some embodiments of the present invention, the trench 12 may be oriented with respect to the crystal structure to provide vertical sidewall growth of the laterally grown regions 16 of the first Group III-nitride layer 15. For example, the sidewall growth may be substantially perpendicular to the surface of the substrate 10. In some embodiments of the present invention, the trench 12 may be oriented with respect to the crystal structure to provide trapezoidal sidewall growth of the laterally grown regions 16 of the first Group III-nitride layer 15. For example, the sidewall growth may be oblique to the surface of the substrate 10.
  • The first Group III-nitride layer 15 may be an insulating or semi-insulating Group-III nitride layer. In some embodiments of the present invention, the first Group III-nitride layer 15 is a gallium nitride based layer, such as a GaN layer, incorporating sufficient deep level dopants to provide insulating behavior. For example, the first Group III-nitride layer 15 may be a GaN layer doped with Fe.
  • A channel layer 20 is provided on the first Group III-nitride layer 15. The channel layer 20 may be deposited on first Group III-nitride layer 15. The channel layer may be deposited by MOCVD or by other techniques known to those of skill in the art, such as MBE or HVPE. In some embodiments of the present invention, the channel layer 20 is a Group III-nitride, such as AlxGa1-xN where 0≦x≦1, provided that the bandgap of the channel layer 20 is less than the bandgap of the barrier layer 30. In certain embodiments of the present invention, x=0, indicating that the channel layer 20 is GaN. The channel layer 20 may also be other Group III-nitrides such as InGaN, AlInGaN or the like. The channel layer 20 may be undoped (“unintentionally doped”). The channel layer 20 may also be a multi-layer structure, such as a superlattice or combinations of GaN, AlGaN or the like.
  • A barrier layer 30 is provided on the channel layer 20. The channel layer 20 may have a bandgap that is less than the bandgap of the barrier layer 30. The barrier layer 30 may be deposited on the channel layer 20. In certain embodiments of the present invention, the barrier layer 30 is AlN, AlInN, AlGaN and/or AlInGaN. In some embodiments of the present invention, the barrier layer 30 includes multiple layers. For example, the barrier layer 30 may be about 1 nm of AlN with about 25 nm of AlGaN on the AlN layer. Examples of barrier layers according to certain embodiments of the present invention are described in U.S. patent application Ser. No. 10/102,272, to Smorchkova et al., entitled “GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER” the disclosure of which is incorporated herein by reference as if set forth fully herein.
  • The barrier layer 30 may be a Group III-nitride and has a bandgap larger than that of the channel layer 20. Accordingly, in certain embodiments of the present invention, the barrier layer 30 is AlGaN, AlInGaN and/or AlN or combinations of layers thereof. Other materials may also be used for the barrier layer 30. For example, ZnGeN2, ZnSiN2 and/or MgGeN2 could also be used.
  • A source contact 32, a gate contact 34 and a drain contact 36 are provided on the barrier layer 30. The gate contact 34 may be a Schottky gate contact. The source contact 32 and drain contact 36 may be ohmic contacts. Materials for and formation of source, drain and gate contacts of Group III-nitride transistors are known to those of skill in the art and, therefore, are not described in detail herein.
  • The gate contact 34 is provided on the barrier layer 30 in a region that is disposed on a laterally grown portion 16 of the first Group III-nitride layer 15. In some embodiments or the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 a distance “d” that is at least as far as a depletion region of a two-dimensional electron gas extends from the edge of the gate contact 34 on the drain side under expected operating conditions. For example, for a gallium nitride based device with a 3.0 μm gap between the gate contact 34 and the drain contact 36, a 0.25 μm long gate contact 34 and a 1.0 μm gap between the gate contact 34 and the source contact 32, the distance “d” may be about 1.5 μm. By placing the gate contact and high field region over portions of the first Group III-nitride layer 15 with lower dislocation defect density, the regions of the layers formed on the laterally grown regions 16 of the first Group III-nitride layer 15 may have lower dislocation density and, therefore, the gate leakage of the device may be reduced. Furthermore, the laterally grown regions 16 may have reduced trapping at dislocation related energy levels in regions above, below and in the active region.
  • In certain embodiments of the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength at least 50% less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions. In further embodiments of the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions. In certain embodiments of the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 at least as far as a point where an electric field has a strength at least two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact 34 under expected operating conditions.
  • As is further illustrated in FIG. 1, in some embodiments of the present invention, the laterally grown region 16 on which the gate contact 34 is disposed extends toward the drain contact 36 but not to the drain contact 36 such that the drain contact 36 is disposed on a vertically grown region of the first Group III-nitride layer 15. Furthermore, the source contact 32 may be disposed on the barrier layer 30 to extend across the coalescence region 18 of the first Group III-nitride layer 15 so as to bridge between two laterally grown regions 16 of the first Group III-nitride layer 15.
  • While the laterally grown regions 16 are shown as extending to a location between the gate contact 34 and the drain contact 36, other configurations may also be utilized. For example, in some embodiments, the laterally grown region 16 on which the gate contact 34 is provided extends from beneath the source contact 32 to beneath the drain contact 36. The laterally grown region 16 on which the gate contact is provided could only extend from beneath the gate contact 34 to beneath the drain contact 36. Alternatively, the laterally grown region 16 on which the gate contact 34 is provided may extend from beneath the gate contact 34 toward but not to beneath the drain contact 36. The laterally grown region on which the gate contact 34 is provided may extend from beneath the source contact 32 toward but not to beneath the drain contact 36. In some embodiments of the present invention, the laterally grown region on which the gate contact 34 is provided extends a majority of the distance from source contact 32 to the drain contact 36.
  • While embodiments of the present invention have been illustrated in FIG. 1 with reference to cantilevered growth to provide the laterally grown portions 16 extending over the trench 12, in other embodiments of the present invention, epitaxial lateral overgrowth over a mask or pendeo-epitaxial growth from sidewalls of a trench in a Group III-nitride layer may also be provided. Thus, for example, rather than etching a trench in the substrate 10, a mask pattern could be provided on the substrate 10 and the first Group III-nitride layer grown laterally over the mask. However, care may need to be taken in such a case to avoid contamination of the Group III-nitride layer by the mask. For example, if the first Group III-nitride layer is GaN and the mask is SiO2, the silicon from the mask may contaminate the GaN to dope the GaN conductive. However, a mask of diamond or other thermally conductive material could be utilized. Thus, a buried conductive layer could be unintentionally created.
  • As a further example, if pendeo-epitaxial growth is utilized, a Group III-nitride layer maybe provided on the substrate 10 and trenches formed in the Group III-nitride layer. The laterally grown portions 16 would then be grown from the sidewalls of the trenches in the first Group III-nitride layer.
  • Techniques for cantilevered growth, pendeo-epitaxial growth and/or epitaxial lateral overgrowth are known to those of skill in the art and need not be described further herein. However, examples of such growth are described, for example, in U.S. Pat. Nos. 6,582,906, 6,706,114, 6,686,261, 6,621,148, 6,608,327, 6,602,764, 6,602,763, 6,586,778, 6,582,986, 6,570,192, 6,545,300, 6,521,514, 6,489,221, 6,486,042, 6,462,355, 6,380,108, 6,376,339, 6,261,929, 6,255,198, 6,177,688 and 6,051,849, the disclosures of which are incorporated herein by reference as if set forth fully herein.
  • FIG. 2 is a plan view of a portion of a transistor having multiple gate, source and drain fingers according to some embodiments of the present invention. As seen in FIG. 2, a plurality of gate contacts 34 are provided between corresponding source contacts 32 and drain contacts 36. The gate contacts 34 are connected together by a gate metal interconnect 34′, the drain contacts 36 are connected together by a drain contact interconnect 36′ and the source contacts 32 are connected together in another interconnect metal layer (not shown) utilizing techniques known to those of skill in the art. The active area of the transistor is defined laterally by an isolation edge 40 as shown in FIG. 2, where current flows between the terminals nominally within the region defined by the isolation edge 40. The isolation edge 40 may, for example, be provide by an implanted region or mesa termination. The trenches 12 may extend beyond the isolation edge 40 and may extend beyond the isolation edge 40 a distance sufficient so that edge effects of the lateral growth do not extend substantially into the active region of the device. For example, a distance of several microns may be sufficient.
  • In some embodiments of the present invention, the trench 12 may be provided in an active device region, such as between the source and drain contacts 32, 36 and extends under the source contact 32 as illustrated in FIG. 2. Thus, the trenches 12 need not be provided in all regions of the substrate 10 but may be limited to regions where the lower dislocation density may provide the most benefit. For example, the trenches 12 could, but need not, extend to beneath the gate interconnect 34′ that interconnects the fingers 34 of the gate or to beneath the region of the source or drain interconnects 36′ that interconnects the fingers of the source or drain contacts 34, 36. Thus, the trenches 12 may be somewhat wider than the active region but need not be so large as to extend to other areas where, for example, other devices, such as passive devices or discrete devices including, for example, resistors, capacitors or inductors, may be formed.
  • FIG. 3 is a plan view of a wafer 100 having die 110 according to some embodiments of the present invention. As seen in FIG. 3, the die 110 may have a particular region 120 where trenches are formed to make transistors as described above with reference to FIGS. 1 and/or 2. The region 120 may be less than the entire die 110. Thus, according to some embodiments of the present invention, a silicon carbide die having at least one trench and at least one Group III-nitride transistor on the silicon carbide die is provided. The trench is disposed only in a region of the silicon carbide die corresponding to an active region of the Group III-nitride transistor. Other devices, including other transistors that are not formed on laterally grown regions, may be provided in other regions of the die 110 outside of the region 120. Furthermore, multiple trenches to provide multiple transistors may be provided in the region 120. Also, while the wafer 100 is illustrated as having multiple die 110, that may be subsequently singulated to provide a plurality of chips, in some embodiments, the wafer 100 may be a single die such that the wafer-provides the die. Furthermore, multiple regions 120 may be provided in a single die 110.
  • The trenches in the region 120 of the die 110 may be aligned to the major flat or the minor flat of the wafer 100. In some embodiments of the present invention, the trenches are aligned perpendicular or parallel to the major flat of the wafer 100.
  • Fabrication of transistors according to some embodiments of the present invention will now be described with reference to FIGS. 4A-4D and FIG. 1. FIGS. 4A-4D and FIG. 1 illustrate fabrication of transistors utilizing cantilevered growth of the first Group III-nitride layer. However, as discussed above, other lateral growth techniques, such as ELO or pendeo-epitaxial growth could also be utilized. Furthermore, fabrication of transistors according to some embodiments of the present invention will be described with reference to a silicon carbide substrate and a GaN first Group III-nitride layer, however, other materials may be utilized as described above. If other materials or growth techniques are utilized, modifications in the fabrication described herein may be needed in light of the different materials and/or growth technique. Such modifications should be apparent those of skill in the art in light of the present disclosure and, therefore, will not be described further herein. For example, as described below, cantilevered growth may be provided for forming the epitaxial layers in-situ in a continuous process in an epitaxial growth reactor by varying the source materials during growth. However, if pendeo-epitaxial growth is utilized, a Group III-nitride layer is first formed on a substrate, removed from the reactor, masked and etched and then returned to the reactor to grow the remaining layers. Thus, the use of cantilevered growth may provide for fewer fabrication steps.
  • Turning to FIG. 4A, a substrate 10, such as a semi-insulating silicon carbide substrate, has a trench 12 formed therein. The trench 12 may be formed by forming and patterning a mask on the substrate 10, etching the substrate 10 utilizing the patterned mask and, subsequently, removing the patterned mask. For example, a reactive ion etch may be used to etch the substrate 10 if the substrate 10 is silicon carbide. Other etching techniques could also be utilized. As discussed above, the mask may be aligned to the flats of the wafer to assure that the trench is aligned to a crystal plane of the substrate 10. Furthermore, alignment marks may also be etched into the substrate 10 so that subsequent fabrication of, for example, ohmic contacts and/or the gate contact may be aligned to the trench 12. Such alignment marks may be provided in the substrate 10 as the subsequent GaN-based layers may be transparent and, therefore, the alignment marks may be visible through the subsequently formed layers for use in subsequent fabrication steps.
  • FIG. 4B illustrates the growth of the first Group III-nitride layer 15, such as a GaN layer. Typically, the first layer 15 would be preceded by the deposition of a thin nucleation layer such as AlN in the case of a SiC substrate and a GaN first layer. A GaN layer having insulating properties may be grown, for example, by metal organic chemical vapor deposition (MOCVD) incorporating sufficient deep level dopants, such as Fe, into the layer to provide insulating properties to the GaN layer. Techniques for incorporating deep level dopants are described, for example, in U.S. patent application Ser. No. 10/752,970, entitled “CO-DOPING FOR FERMI LEVEL CONTROL IN SEMI-INSULATING GROUP III NITRIDES” filed Jan. 7, 2004, the disclosure of which is incorporated herein by reference as if set forth fully herein. Techniques for growing cantilevered Group III-nitrides are discussed above and known to those of skill in the art and, therefore, need not be described further herein.
  • After the first Group III-nitride layer 15 coalesces over the trench 12, the deep level dopant source may be discontinued and the channel layer 20 may be grown on the first Group III-nitride layer 15 as illustrated in FIG. 4C. The coalescence region may not extend into and/or through layers subsequently formed on the first Group III-nitride layer 15. In the example described above, the Fe source may be discontinued and a GaN layer grown on the Fe doped GaN layer in-situ. Likewise, the source materials may be altered and the barrier layer 30 grown on the channel layer 20. For example, Al may be added to the GaN source materials and AlGaN grown as the barrier layer 30. Such layers may be formed by MOCVD as described above. Other growth techniques may also be utilized. Thus, in some embodiments of the present invention, the first Group III-nitride layer 15, the channel layer 20 and the barrier layer 30 may be formed in a continuous process without the need for additional growth, mask and/or etching steps.
  • FIG. 4D illustrates the formation of the ohmic contacts for the source contact 32 and the drain contact 36. These contacts may, for example, be formed by depositing and patterning an ohmic contact material utilizing conventional techniques. The particular technique of forming ohmic contacts may depend on the structure of the transistor device. For example, the contacts may be formed in a recess or on a regrown layer. Furthermore, anneals or other processing to form the source contact 32 and the drain contact 36 may be provided. For example, encapsulation layers may be provided to protect the barrier layer 30 from damage during contact anneals. The formation of ohmic contacts for Group III-nitride devices is known to those of skill in the art and, therefore, need not be described further herein. The ohmic contacts may be patterned, for example, utilizing the alignment marks etched in the substrate 10 as described above.
  • The gate contact 34 may also be formed as illustrated in FIG. 1. The gate contact 34 may, for example, be formed by depositing and patterning a Schottky contact material utilizing conventional techniques. The formation of gate contacts for Group III-nitride devices is known to those of skill in the art and, therefore, need not be described further herein. The gate contact 34 may be patterned, for example, utilizing the alignment marks etched in the substrate 10 as described above.
  • Any suitable technique for forming the ohmic contacts and the gate contact may be utilized while providing the alignment to the laterally grown regions described herein. For example, techniques and/or structures such as those described in the above referenced United States Patents, Patent Applications and/or publications as well as U.S. patent application Ser. No. ______ (Attorney Docket No. 5308-413), entitled “METHODS OF FABRICATING NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS AND NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS,” filed May 20, 2004, U.S. patent application Ser. No. ______ (Attorney Docket No. 5308-392), entitled “METHODS OF FABRICATING NITRIDE-BASED TRANSISTORS WITH A CAP LAYER AND A RECESSED GATE,” filed Jul. 23, 2004, U.S. patent application Ser. No. 10/617,843, entitled “NITRIDE-BASED TRANSISTORS AND METHODS OF FABRICATION THEREOF USING NON-ETCHED CONTACT RECESSES,” filed Jul. 11, 2003, the disclosures of which are incorporated by reference as if set forth fully herein, may be utilized.
  • FIGS. 5 through 15 illustrate different configurations of source contact 32, drain contact 36 and gate contact 34 with reference to the laterally grown regions 16 and coalescence region 18 according to further embodiments of the present invention. In FIG. 5, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not substantially beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. Thus, the active region of the device in FIG. 5 is provided in a single laterally grown region 16.
  • In FIG. 6, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. Thus, the active region of the device in FIG. 6 is provided in a single laterally grown region 16.
  • In FIG. 7, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36. Thus, the active region of the device in FIG. 7 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16.
  • In FIG. 8, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36. Thus, the active region of the device in FIG. 8 is provided in two adjacent laterally grown regions 16.
  • In FIG. 9, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the drain contact 36. Thus, the active region of the device in FIG. 9 is provided in two adjacent laterally grown regions 16.
  • In FIG. 10, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32. Thus, the active region of the device in FIG. 10 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16.
  • In FIG. 11, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32. Thus, the active region of the device in FIG. 11 is provided in two adjacent laterally grown regions 16.
  • In FIG. 12, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on the laterally grown region 16 adjacent the source contact 32. Thus, the active region of the device in FIG. 12 is provided in two adjacent laterally grown regions 16.
  • In FIG. 13, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and does not extend to the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18. Thus, the active region of the device in FIG. 13 is provided in two adjacent laterally grown regions 16 and portion of a vertically grown region adjacent one of the laterally grown regions 16.
  • In FIG. 14, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends to but not beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18. Thus, the active region of the device in FIG. 14 is provided in two adjacent laterally grown regions 16.
  • In FIG. 15, the drain contact 36 is provided on the vertically grown portion of the first Group III-nitride layer 15 and extends beyond the boundary 17 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. The source contact 32 does not bridge the coalescence region 18. The gate contact 34 is provided on both the laterally grown regions 16 and bridges the coalescence region 18. Thus, the active region of the device in FIG. 15 is provided in two adjacent laterally grown regions 16.
  • While the embodiments illustrated in FIGS. 1 and 5 through 15 illustrate variations in the gate contact 34, source contact 32 and drain contact 36 placement, additional variations may be provided. For example, the embodiments illustrated in FIGS. 7 through 15 could be provided with the source contact 32 extending to but not beyond the boundary 19 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15. Likewise, the embodiments illustrated in FIGS. 7 through 15 could be provided with the source contact 32 not extending to the boundary 19 between the laterally grown region 16 and the vertically grown region of the first Group III-nitride layer 15.
  • While embodiments of the present invention have been illustrated with reference to a particular HEMT structure, other structures that may allow for the formation of the gate over a laterally grown region of a Group III-nitride may also be provided. For example, an insulating layer may be provided between the gate and the barrier layer to provide a MISHEMT. Accordingly, embodiments of the present invention should not be construed as limited to the particular transistor structure described herein.
  • Furthermore, while embodiments of the present invention have been described with reference to a particular sequence of fabrication steps, a different sequence of steps may be utilized while still falling within the scope of the present invention. Accordingly, embodiments of the present invention should not be construed as limited to the particular sequence of steps described herein.
  • In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (103)

1. A high electron mobility transistor, comprising:
a first Group III-nitride layer having vertically grown regions, laterally grown regions between adjacent vertically grown regions and a coalescence region between adjacent laterally grown regions;
a Group III-nitride channel layer on the first Group III-nitride layer;
a Group III-nitride barrier layer on the Group III-nitride channel layer;
a drain contact on the barrier layer;
a source contact on the barrier layer;
a gate contact on the barrier layer; and
wherein the gate contact is disposed on a portion of the barrier layer on a laterally grown region of the first Group III-nitride layer and at least a portion of one of the source contact and/or the drain contact is disposed on a portion of the barrier layer on a vertically grown region of the first Group III-nitride layer.
2. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a depletion region of a two-dimensional electron gas extends from the gate contact under expected operating conditions.
3. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is 50% of a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
4. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
5. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
6. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
7. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact.
8. The transistor of claim 1, wherein the laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the laterally grown region on which the gate contact is disposed.
9. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
10. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact.
11. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
12. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
13. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends to but not beyond the drain contact.
14. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
15. The transistor of claim 1, wherein the source contact is disposed on the barrier layer to extend across the coalescence region of the first Group III-nitride layer so as to bridge between two laterally grown regions of the first Group III-nitride layer.
16. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein a portion of the source contact is disposed on a second laterally grown region adjacent the first laterally grown region.
17. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein the source contact extends to but not beyond a second laterally grown region adjacent the first laterally grown region.
18. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and wherein the source contact does not extend to a second laterally grown region adjacent the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
19. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein a portion of the source contact is disposed on the second laterally grown region.
20. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein the source contact extends to but not beyond the second laterally grown region.
21. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein the source contact does not extend to the second laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
22. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein a portion of the source contact is disposed on the first laterally grown region.
23. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein the source contact extends to but not beyond the first laterally grown region.
24. The transistor of claim 1, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein the source contact does not extend to the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
25. The transistor of claim 1, wherein the first Group III-nitride layer is semi-insulating or insulating.
26. The transistor of claim 1, wherein the laterally grown region on which the gate contact is provided extends from beneath the source contact to beneath the drain contact.
27. The transistor of claim 1, wherein the laterally grown region on which the gate contact is provided extends from beneath the gate contact to beneath the drain contact.
28. The transistor of claim 1, wherein the laterally grown region on which the gate contact is provided extends from beneath the gate contact toward but not to beneath the drain contact.
29. The transistor of claim 1, wherein the laterally grown region on which the gate contact is provided extends from beneath the source contact toward but not to beneath the drain contact.
30. The transistor of claim 1, wherein the laterally grown region on which the gate contact is provided extends a majority of the distance from source contact to the drain contact.
31. The transistor of claim 1, further comprising a substrate, wherein the first Group III-nitride layer is provided on the substrate.
32. The transistor of claim 31, wherein the substrate includes a trench and wherein the laterally grown regions extend over the trench.
33. The transistor of claim 32, wherein the substrate comprises a silicon carbide substrate and wherein the trench extends perpendicular or parallel to a crystal plane of the silicon carbide substrate.
34. The transistor of claim 33, wherein the crystal plane of the silicon carbide substrate is a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes.
35. The transistor of claim 32, further comprising a mask layer in the trench.
36. The transistor of claim 31, further comprising a mask pattern on the substrate and wherein the laterally grown regions extend over the mask pattern.
37. The transistor of claim 33, wherein the laterally grown regions have substantially vertical growth sidewalls.
38. The transistor of claim 33, wherein the laterally grown regions have trapezoidal growth sidewalls.
39. The transistor of claim 1, wherein the first Group III-nitride layer comprises a gallium nitride layer having deep level impurities therein.
40. The transistor of claim 39, wherein the deep level impurity comprises Fe.
41. The transistor of claim 1, wherein the source contact, the gate contact and the drain contact each comprise a plurality of contact fingers and wherein the laterally grown regions comprise a plurality of laterally grown regions separated by vertically grown regions, where each gate contact finger is provided on a corresponding one of the plurality of laterally grown regions.
42. The transistor of claim 32, wherein the trench comprises a plurality of trenches, the source contact, the gate contact and the drain contact each comprise a plurality of contact fingers and where each gate contact finger is disposed above a corresponding one of the plurality of trenches.
43. A semiconductor device, comprising:
a silicon carbide die having a Group III-nitride layer thereon, the Group III-nitride layer having at least one vertically grown region and at least one laterally grown region;
at least one Group III-nitride transistor on the silicon carbide die; and
wherein the at least one laterally grown region does not extend substantially beyond a region of the silicon carbide die corresponding to the at least one Group III-nitride transistor.
44. The semiconductor device of claim 43, wherein the at least one Group III-nitride transistor comprises a plurality of gate fingers and wherein the at least one laterally grown region comprises a plurality of laterally grown regions disposed beneath respective ones of the gate fingers of the at least on Group III-nitride transistor.
45. The semiconductor device of claim 43, wherein the at least one Group III-nitride transistor comprises a plurality Group-III nitride transistors and wherein the at least one laterally grown region comprises a plurality of laterally grown regions corresponding to respective ones of the plurality of Group III-nitride transistors.
46. The semiconductor device of claim 43, wherein the silicon carbide die comprises a portion of a silicon carbide wafer.
47. The semiconductor device of claim 46, wherein the silicon carbide wafer includes a major flat and wherein the at least one laterally grown region has a boundary with a vertically grown region that is perpendicular or parallel to the major flat.
48. The semiconductor device of claim 43, wherein the at least one Group III-nitride transistor comprises a gallium nitride-based high electron mobility transistor (HEMT).
49. The semiconductor device of claim 43, further comprising at least one Group TIT-nitride transistor on the silicon carbide die in a region of the die other than the region of the die with the at least one laterally grown region.
50. The semiconductor device of claim 43, further comprising at least one capacitor, resistor and/or inductor on the silicon carbide die in a region of the die other than the region of the die with the at least one laterally grown region.
52. The semiconductor device of claim 43, wherein the at least one laterally grown region has a boundary with a vertically grown region that is aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate.
53. The semiconductor device of claim 52, wherein the crystal plane of the silicon carbide substrate is a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes.
54. A method of fabricating a transistor, comprising:
forming a first Group III-nitride layer having vertically grown regions, laterally grown regions between adjacent vertically grown regions and a coalescence region between adjacent laterally grown regions;
forming a Group III-nitride channel layer on the first Group III-nitride layer;
forming a Group III-nitride barrier layer on the Group III-nitride channel layer;
forming a drain contact and a source contact on the barrier layer;
forming a gate contact on the barrier layer; and
wherein the gate contact is formed to be disposed on a portion of the barrier layer on a laterally grown region of the first Group III-nitride layer and at least a portion of one of the source contact and/or the drain contact is disposed on a portion of the barrier layer on a vertically grown region of the first Group III-nitride layer.
55. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a depletion region of a two-dimensional electron gas extends from the gate contact under expected operating conditions.
56. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is 50% of a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
57. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is an order of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
58. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact at least as far as a point where a strength of an electric field is two orders of magnitude less than a strength of an electric field at a drain side edge of the gate contact under expected operating conditions.
59. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
60. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact.
61. The method of claim 54, wherein the laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the laterally grown region on which the gate contact is disposed.
62. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
63. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends to but not beyond the drain contact.
64. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein a second laterally grown region adjacent the first laterally grown region on which the gate contact is disposed extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
65. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends toward the drain contact but not to the drain contact such that the drain contact is disposed on a vertically grown region of the first Group III-nitride layer.
66. The method claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends to but not beyond the drain contact.
67. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and the second laterally grown region extends beyond an edge of the drain contact such that at least a portion of the drain contact is disposed on the second laterally grown region.
68. The method of claim 54, wherein the source contact is disposed on the barrier layer to extend across the coalescence region of the first Group III-nitride layer so as to bridge between two laterally grown regions of the first Group III-nitride layer.
69. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein a portion of the source contact is disposed on a second laterally grown region adjacent the first laterally grown region.
70. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein the source contact extends to but not beyond a second laterally grown region adjacent the first laterally grown region.
71. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and wherein the source contact does not extend to a second laterally grown region adjacent the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
72. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein a portion of the source contact is disposed on the second laterally grown region.
73. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein the source contact extends to but not beyond the second laterally grown region.
74. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region and wherein the source contact does not extend to the second laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
75. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein a portion of the source contact is disposed on the first laterally grown region.
76. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein the source contact extends to but not beyond the first laterally grown region.
77. The method of claim 54, wherein the gate contact is disposed on a first laterally grown region and a second laterally grown region adjacent the first laterally grown region extends from the first laterally grown region toward the drain contact and wherein the source contact does not extend to the first laterally grown region such that the source contact is disposed on a vertically grown region of the first Group III-nitride layer.
78. The method of claim 54, wherein the first Group III-nitride layer is semi-insulating or insulating.
79. The method of claim 78, wherein forming a first Group III-nitride layer comprises forming a GaN based layer incorporated deep level dopants.
80. The method of claim 79, wherein the deep level dopants comprise Fe.
81. The method of claim 54, wherein the laterally grown region on which the gate contact is provided extends from beneath the source contact to beneath the drain contact.
82. The method of claim 54, wherein the laterally grown region on which the gate contact is provided extends from beneath the gate contact to beneath the drain contact.
83. The method of claim 54, wherein the laterally grown region on which the gate contact is provided extends from beneath the gate contact toward but not to beneath the drain contact.
84. The method of claim 54, wherein the laterally grown region on which the gate contact is provided extends from beneath the source contact toward but not to beneath the drain contact.
85. The method of claim 54, wherein the laterally grown region on which the gate contact is provided extends a majority of the distance from source contact to the drain contact.
86. The method of claim 54, wherein the first Group III-nitride layer is provided on a substrate, the method further comprising forming a trench in the substrate and wherein the laterally grown regions extend over the trench.
87. The method of claim 86, wherein the substrate comprises a silicon carbide substrate and wherein forming a trench comprises forming a trench that extends perpendicular or parallel to a crystal plane of the silicon carbide substrate.
88. The method of claim 87, wherein the crystal plane of the silicon carbide substrate is a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes.
89. The method of claim 86, further comprising forming a mask layer in the trench.
90. The method of claim 87, wherein the laterally grown regions have substantially vertical growth sidewalls.
91. The method of claim 87, wherein the laterally grown regions have trapezoidal growth sidewalls.
92. The method of claim 54, wherein the first Group III-nitride layer is provided on a substrate, the method further comprising forming a mask pattern on the substrate and wherein forming a first Group III-nitride layer comprises forming a first Group III-nitride layer on the substrate and the mask pattern such that the laterally grown regions extend over the mask pattern.
93. The method of claim 54, wherein the source contact, the gate contact and the drain contact each comprise a plurality of contact fingers and wherein the laterally grown regions comprise a plurality of laterally grown regions separated by vertically grown regions, where each gate contact finger is provided on a corresponding one of the plurality of laterally grown regions.
94. The method of claim 86, wherein the trench comprises a plurality of trenches, the source contact, the gate contact and the drain contact each comprise a plurality of contact fingers and where each gate contact finger is disposed above a corresponding one of the plurality of trenches.
95. A method of fabricating a semiconductor device, comprising:
forming a Group III-nitride layer on a silicon carbide die, the Group III-nitride layer having at least one vertically grown region and at least one laterally grown region;
forming at least one Group III-nitride transistor on the silicon carbide die; and
wherein the at least one laterally grown region does not extend substantially beyond a region of the silicon carbide die corresponding to the at least one Group III-nitride transistor.
96. The method of claim 95, wherein the at least one Group III-nitride transistor comprises a plurality of gate fingers and wherein the at least one laterally grown region comprises a plurality of laterally grown regions disposed beneath respective ones of the gate fingers of the at least on Group III-nitride transistor.
97. The method of claim 95, wherein the at least one Group III-nitride transistor comprises a plurality Group-Ill nitride transistors and wherein the at least one laterally grown region comprises a plurality of laterally grown regions corresponding to respective ones of the plurality of Group III-nitride transistors.
98. The method of claim 95, wherein the silicon carbide die comprises a portion of a silicon carbide wafer.
99. The method of claim 98, wherein the silicon carbide wafer includes a major flat and wherein the at least one laterally grown region has a boundary with a vertically grown region that is perpendicular or parallel to the major flat.
100. The method of claim 95, wherein the at least one Group III-nitride transistor comprises a gallium nitride-based high electron mobility transistor (HEMT).
101. The method of claim 95, further comprising forming at least one Group III-nitride transistor on the silicon carbide die in a region of the die other than the region of the die with the at least one laterally grown region.
102. The method of claim 95, further forming comprising at least one capacitor, resistor and/or inductor on the silicon carbide die in a region of the die other than the region of the die with the at least one laterally grown region.
103. The method of claim 95, wherein the at least one laterally grown region has a boundary with a vertically grown region that is aligned perpendicular or parallel to a crystal plane of the silicon carbide substrate.
104. The method of claim 102, wherein the crystal plane of the silicon carbide substrate is a plane in the {11{overscore (2)}0} family of planes or the {10{overscore (1)}0} family of planes.
US10/899,215 2004-07-26 2004-07-26 Nitride-based transistors having laterally grown active region and methods of fabricating same Abandoned US20060017064A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
US10/899,215 US20060017064A1 (en) 2004-07-26 2004-07-26 Nitride-based transistors having laterally grown active region and methods of fabricating same
PCT/US2005/010869 WO2006022872A1 (en) 2004-07-26 2005-03-30 Nitride-based transistors having laterally grown active region and methods of fabricating same
EP05730396A EP1779437B1 (en) 2004-07-26 2005-03-30 Nitride-based transistors having laterally grown active region and methods of fabricating same
AT05730396T ATE531081T1 (en) 2004-07-26 2005-03-30 NIRTRIDE-BASED TRANSISTORS WITH A SIDE-GROWN ACTIVE REGION AND PRODUCTION PROCESS THEREOF
JP2007523541A JP2008507853A (en) 2004-07-26 2005-03-30 Nitride-based transistor with laterally grown active region and method of manufacturing the same
TW094112474A TW200605349A (en) 2004-07-26 2005-04-19 Nitride-based transistors having laterally grown active region and methods of fabricating same
US12/564,473 US8946777B2 (en) 2004-07-26 2009-09-22 Nitride-based transistors having laterally grown active region and methods of fabricating same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/899,215 US20060017064A1 (en) 2004-07-26 2004-07-26 Nitride-based transistors having laterally grown active region and methods of fabricating same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/564,473 Continuation US8946777B2 (en) 2004-07-26 2009-09-22 Nitride-based transistors having laterally grown active region and methods of fabricating same

Publications (1)

Publication Number Publication Date
US20060017064A1 true US20060017064A1 (en) 2006-01-26

Family

ID=34964204

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/899,215 Abandoned US20060017064A1 (en) 2004-07-26 2004-07-26 Nitride-based transistors having laterally grown active region and methods of fabricating same
US12/564,473 Active US8946777B2 (en) 2004-07-26 2009-09-22 Nitride-based transistors having laterally grown active region and methods of fabricating same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/564,473 Active US8946777B2 (en) 2004-07-26 2009-09-22 Nitride-based transistors having laterally grown active region and methods of fabricating same

Country Status (6)

Country Link
US (2) US20060017064A1 (en)
EP (1) EP1779437B1 (en)
JP (1) JP2008507853A (en)
AT (1) ATE531081T1 (en)
TW (1) TW200605349A (en)
WO (1) WO2006022872A1 (en)

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060094142A1 (en) * 2004-11-03 2006-05-04 Samsung Electronics Co.; Ltd Fabricating method of semiconductor optical device for flip-chip bonding
US20060231860A1 (en) * 2004-09-29 2006-10-19 The Regents Of The University Of California Office Of Technology Transfer Polarization-doped field effect transistors (POLFETS) and materials and methods for making the same
US20060278891A1 (en) * 2005-06-10 2006-12-14 Saxler Adam W Highly uniform group III nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US20070004184A1 (en) * 2005-06-29 2007-01-04 Saxler Adam W Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
US20070018198A1 (en) * 2005-07-20 2007-01-25 Brandes George R High electron mobility electronic device structures comprising native substrates and methods for making the same
US20070051977A1 (en) * 2005-08-24 2007-03-08 Kabushiki Kaisha Toshiba Nitride semiconductor device
US20070254431A1 (en) * 2006-04-26 2007-11-01 Kabushiki Kaisha Toshiba Nitride semiconductor device
US20080048196A1 (en) * 2005-03-07 2008-02-28 Technische Universitat Berlin Component and Process for Manufacturing the Same
US20090233414A1 (en) * 2005-10-20 2009-09-17 Shah Pankaj B Method for fabricating group III-nitride high electron mobility transistors (HEMTs)
US20100187570A1 (en) * 2004-02-05 2010-07-29 Adam William Saxler Heterojunction Transistors Having Barrier Layer Bandgaps Greater Than Channel Layer Bandgaps and Related Methods
WO2013085566A1 (en) * 2011-12-06 2013-06-13 Hrl Laboratories, Llc High current high voltage gan field effect transistors and method of fabricating same
US8575657B2 (en) 2012-03-20 2013-11-05 Northrop Grumman Systems Corporation Direct growth of diamond in backside vias for GaN HEMT devices
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
KR101513123B1 (en) * 2013-07-17 2015-04-22 경북대학교 산학협력단 Semiconductor device and methode of manufacturing thereof
CN104617136A (en) * 2015-01-08 2015-05-13 山东大学 4H-silicon carbide based N-channel accumulating high-voltage insulated gate bipolar transistor
WO2015195788A1 (en) * 2014-06-17 2015-12-23 The Regents Of The University Of Michigan Resonant body high electron mobility transistor
US9812532B1 (en) 2015-08-28 2017-11-07 Hrl Laboratories, Llc III-nitride P-channel transistor
US10096682B2 (en) * 2014-01-23 2018-10-09 Intel Corporation III-N devices in Si trenches
US10276712B2 (en) 2014-05-29 2019-04-30 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US10692984B2 (en) 2015-11-19 2020-06-23 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
CN113782596A (en) * 2016-03-17 2021-12-10 克里公司 Transistor with bypass gate structure
US20230078017A1 (en) * 2021-09-16 2023-03-16 Wolfspeed, Inc. Semiconductor device incorporating a substrate recess

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008071877A (en) * 2006-09-13 2008-03-27 Rohm Co Ltd GaN-BASED SEMICONDUCTOR ELEMENT
US8421119B2 (en) 2006-09-13 2013-04-16 Rohm Co., Ltd. GaN related compound semiconductor element and process for producing the same and device having the same
JP2008311355A (en) * 2007-06-13 2008-12-25 Rohm Co Ltd Nitride semiconductor element
US8637924B2 (en) * 2011-06-03 2014-01-28 Infineon Technologies Austria Ag Lateral trench MESFET
US8692319B2 (en) * 2011-06-03 2014-04-08 Infineon Technologies Austria Ag Lateral trench MESFET
KR101813180B1 (en) 2011-06-28 2017-12-29 삼성전자주식회사 High electron mobility transistor and method of manufacturing the same
US9583574B2 (en) 2012-09-28 2017-02-28 Intel Corporation Epitaxial buffer layers for group III-N transistors on silicon substrates
KR20150103800A (en) * 2014-03-04 2015-09-14 전북대학교산학협력단 Heterostructure field effect transistor having high efficiency and method of preparing the same
CN114514616A (en) * 2019-10-09 2022-05-17 松下知识产权经营株式会社 Nitride semiconductor structure, nitride semiconductor device, and method for manufacturing the device
WO2022104074A1 (en) * 2020-11-13 2022-05-19 The Regents Of The University Of California Epitaxy-enabled substrate transfer
TWI812573B (en) * 2023-01-31 2023-08-11 新唐科技股份有限公司 Semiconductor device and forming method thereof

Citations (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3255198A (en) * 1960-10-17 1966-06-07 Merck & Co Inc Certain sulfamyl-benzisothiazole compounds
US4424525A (en) * 1979-12-28 1984-01-03 Fujitsu Limited High electron mobility single heterojunction semiconductor devices
US4471366A (en) * 1979-03-28 1984-09-11 Thomson-Csf Field effect transistor with high cut-off frequency and process for forming same
US4727403A (en) * 1985-04-08 1988-02-23 Nec Corporation Double heterojunction semiconductor device with injector
US4755867A (en) * 1986-08-15 1988-07-05 American Telephone And Telegraph Company, At&T Bell Laboratories Vertical Enhancement-mode Group III-V compound MISFETs
US4788156A (en) * 1986-09-24 1988-11-29 Microwave Technology, Inc. Subchannel doping to reduce short-gate effects in field effect transistors
US4946547A (en) * 1989-10-13 1990-08-07 Cree Research, Inc. Method of preparing silicon carbide surfaces for crystal growth
US5053348A (en) * 1989-12-01 1991-10-01 Hughes Aircraft Company Fabrication of self-aligned, t-gate hemt
US5172197A (en) * 1990-04-11 1992-12-15 Hughes Aircraft Company Hemt structure with passivated donor layer
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US5200022A (en) * 1990-10-03 1993-04-06 Cree Research, Inc. Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
US5210051A (en) * 1990-03-27 1993-05-11 Cree Research, Inc. High efficiency light emitting diodes from bipolar gallium nitride
US5292501A (en) * 1990-06-25 1994-03-08 Degenhardt Charles R Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining
US5298445A (en) * 1992-05-22 1994-03-29 Nec Corporation Method for fabricating a field effect transistor
USRE34861E (en) * 1987-10-26 1995-02-14 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US5389571A (en) * 1991-12-18 1995-02-14 Hiroshi Amano Method of fabricating a gallium nitride based semiconductor device with an aluminum and nitrogen containing intermediate layer
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5534462A (en) * 1995-02-24 1996-07-09 Motorola, Inc. Method for forming a plug and semiconductor device having the same
US5592501A (en) * 1994-09-20 1997-01-07 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
US5701019A (en) * 1993-03-12 1997-12-23 Hitachi, Ltd. Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semiconductor layer
US5700714A (en) * 1995-01-19 1997-12-23 Oki Electric Industry Co., Ltd. Diffusion mask and fabrication method for forming pn-junction elements in a compound semiconductor substrate
US5705827A (en) * 1991-12-25 1998-01-06 Nec Corporation Tunnel transistor and method of manufacturing same
US5804482A (en) * 1995-04-10 1998-09-08 Abb Research Ltd. Method for producing a semiconductor device having a semiconductor layer of SiC
US5885860A (en) * 1995-06-30 1999-03-23 Motorola, Inc. Silicon carbide transistor and method
US5946547A (en) * 1995-12-22 1999-08-31 Samsung Electronics Co., Ltd. Liquid crystal display device fabrication methods with reduced numbers of patterning steps
US5990531A (en) * 1995-12-28 1999-11-23 Philips Electronics N.A. Corporation Methods of making high voltage GaN-AlN based semiconductor devices and semiconductor devices made
US6015979A (en) * 1997-08-29 2000-01-18 Kabushiki Kaisha Toshiba Nitride-based semiconductor element and method for manufacturing the same
US6028328A (en) * 1996-01-03 2000-02-22 Siemens Aktiengesellschaft HEMT double hetero structure
US6046464A (en) * 1995-03-29 2000-04-04 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US6051849A (en) * 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6064082A (en) * 1997-05-30 2000-05-16 Sony Corporation Heterojunction field effect transistor
US6086673A (en) * 1998-04-02 2000-07-11 Massachusetts Institute Of Technology Process for producing high-quality III-V nitride substrates
US6150680A (en) * 1998-03-05 2000-11-21 Welch Allyn, Inc. Field effect semiconductor device having dipole barrier
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6177685B1 (en) * 1998-01-20 2001-01-23 Sharp Kabushiki Kaisha Nitride-type III-V HEMT having an InN 2DEG channel layer
US6218680B1 (en) * 1999-05-18 2001-04-17 Cree, Inc. Semi-insulating silicon carbide without vanadium domination
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
US20010015446A1 (en) * 1999-12-08 2001-08-23 Kaoru Inoue Semiconductor device
US20010020700A1 (en) * 2000-01-13 2001-09-13 Kaoru Inoue Semiconductor device
US20010023964A1 (en) * 2000-02-04 2001-09-27 Yifeng Wu Group III nitride based FETs and hemts with reduced trapping and method for producing the same
US6316793B1 (en) * 1998-06-12 2001-11-13 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
US20010040246A1 (en) * 2000-02-18 2001-11-15 Hirotatsu Ishii GaN field-effect transistor and method of manufacturing the same
US20020008241A1 (en) * 1997-10-07 2002-01-24 Edmond John Adam Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure
US6380108B1 (en) * 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US20020066908A1 (en) * 2000-12-01 2002-06-06 Smith Richard Peter Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment and methods of fabricating same
US20020079508A1 (en) * 2000-12-19 2002-06-27 The Furukawa Electric Co., Ltd. GaN-based high electron mobility transistor
US6429467B1 (en) * 1999-01-29 2002-08-06 Nec Corporation Heterojunction field effect transistor
US20020119610A1 (en) * 2001-02-27 2002-08-29 Katsunori Nishii Semiconductor device and method for fabricating the same
US6448648B1 (en) * 1997-03-27 2002-09-10 The United States Of America As Represented By The Secretary Of The Navy Metalization of electronic semiconductor devices
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6489221B2 (en) * 1999-11-17 2002-12-03 North Carolina State University High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6492669B2 (en) * 2000-06-29 2002-12-10 Nec Corporation Semiconductor device with schottky electrode having high schottky barrier
US20030017683A1 (en) * 2001-07-18 2003-01-23 Motorola, Inc. Structure and method for fabricating heterojunction bipolar transistors and high electron mobility transistors utilizing the formation of a complaint substrates for materials used to form the same
US20030020092A1 (en) * 2001-07-24 2003-01-30 Primit Parikh Insulating gate AlGaN/GaN HEMT
US6515316B1 (en) * 2000-07-14 2003-02-04 Trw Inc. Partially relaxed channel HEMT device
US20030102482A1 (en) * 2001-12-03 2003-06-05 Saxler Adam William Strain balanced nitride heterojunction transistors and methods of fabricating strain balanced nitride heterojunction transistors
US6582986B2 (en) * 1999-10-14 2003-06-24 Cree, Inc. Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
US6582906B1 (en) * 1999-04-05 2003-06-24 Affymetrix, Inc. Proportional amplification of nucleic acids
US20030123829A1 (en) * 1996-10-16 2003-07-03 Taylor Geoff W. Monolithic integrated circuit including a waveguide and quantum well inversion channel devices and a method of fabricating same
US6602764B2 (en) * 1998-11-24 2003-08-05 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers
US20030145784A1 (en) * 1999-04-08 2003-08-07 Thompson Margarita P. Cubic (zinc-blende) aluminum nitride and method of making same
US6608327B1 (en) * 1998-02-27 2003-08-19 North Carolina State University Gallium nitride semiconductor structure including laterally offset patterned layers
US6621148B2 (en) * 2000-02-09 2003-09-16 North Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby
US20030213975A1 (en) * 2002-05-17 2003-11-20 Matsushita Electric Industrial Co, Ltd. Semiconductor device
US20040004223A1 (en) * 1997-01-09 2004-01-08 Nichia Chemical Industries, Ltd. Nitride semiconductor device
US20040021152A1 (en) * 2002-08-05 2004-02-05 Chanh Nguyen Ga/A1GaN Heterostructure Field Effect Transistor with dielectric recessed gate
US20040029330A1 (en) * 2002-08-05 2004-02-12 Tahir Hussain Ohmic metal contact and channel protection in GaN devices using an encapsulation layer
US6706114B2 (en) * 2001-05-21 2004-03-16 Cree, Inc. Methods of fabricating silicon carbide crystals
US20040061129A1 (en) * 2002-07-16 2004-04-01 Saxler Adam William Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
US20040241970A1 (en) * 2000-04-11 2004-12-02 Zoltan Ring Method of Forming Vias in Silicon Carbide and Resulting Devices and Circuits
US6855959B2 (en) * 2000-03-24 2005-02-15 Nec Corporation Nitride based semiconductor photo-luminescent device
US20050263778A1 (en) * 2001-02-27 2005-12-01 Sanyo Electric Co., Ltd. Nitride-based semiconductor element and method of forming nitride-based semiconductor
US7084441B2 (en) * 2004-05-20 2006-08-01 Cree, Inc. Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5411914A (en) 1988-02-19 1995-05-02 Massachusetts Institute Of Technology III-V based integrated circuits having low temperature growth buffer or passivation layers
EP0334006A1 (en) 1988-02-22 1989-09-27 Siemens Aktiengesellschaft Stacked channel heterojunction fet
JPH05275463A (en) 1992-03-30 1993-10-22 Matsushita Electric Ind Co Ltd Semiconductor device
JPH1050982A (en) 1996-07-31 1998-02-20 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device
JPH11261053A (en) 1998-03-09 1999-09-24 Furukawa Electric Co Ltd:The High electron mobility transistor
US6500257B1 (en) * 1998-04-17 2002-12-31 Agilent Technologies, Inc. Epitaxial material grown laterally within a trench and method for producing same
US6265289B1 (en) * 1998-06-10 2001-07-24 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US6177359B1 (en) * 1999-06-07 2001-01-23 Agilent Technologies, Inc. Method for detaching an epitaxial layer from one substrate and transferring it to another substrate
JP4592938B2 (en) 1999-12-08 2010-12-08 パナソニック株式会社 Semiconductor device
JP2001267242A (en) * 2000-03-14 2001-09-28 Toyoda Gosei Co Ltd Group iii nitride-based compound semiconductor and method of manufacturing the same
KR20020084194A (en) * 2000-03-14 2002-11-04 도요다 고세이 가부시키가이샤 Production method of iii nitride compound semiconductor and iii nitride compound semiconductor element
TW518767B (en) * 2000-03-31 2003-01-21 Toyoda Gosei Kk Production method of III nitride compound semiconductor and III nitride compound semiconductor element
JP2001313259A (en) * 2000-04-28 2001-11-09 Toyoda Gosei Co Ltd Method for producing iii nitride based compound semiconductor substrate and semiconductor element
JP2003178976A (en) * 2001-12-12 2003-06-27 Matsushita Electric Ind Co Ltd Semiconductor device, and method for manufacturing it
WO2004086460A2 (en) * 2003-03-21 2004-10-07 North Carolina State University Method and systems for single- or multi-period edge definition lithography
JP4746825B2 (en) 2003-05-15 2011-08-10 富士通株式会社 Compound semiconductor device

Patent Citations (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3255198A (en) * 1960-10-17 1966-06-07 Merck & Co Inc Certain sulfamyl-benzisothiazole compounds
US4471366A (en) * 1979-03-28 1984-09-11 Thomson-Csf Field effect transistor with high cut-off frequency and process for forming same
US4424525A (en) * 1979-12-28 1984-01-03 Fujitsu Limited High electron mobility single heterojunction semiconductor devices
US4727403A (en) * 1985-04-08 1988-02-23 Nec Corporation Double heterojunction semiconductor device with injector
US4755867A (en) * 1986-08-15 1988-07-05 American Telephone And Telegraph Company, At&T Bell Laboratories Vertical Enhancement-mode Group III-V compound MISFETs
US4788156A (en) * 1986-09-24 1988-11-29 Microwave Technology, Inc. Subchannel doping to reduce short-gate effects in field effect transistors
USRE34861E (en) * 1987-10-26 1995-02-14 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US4946547A (en) * 1989-10-13 1990-08-07 Cree Research, Inc. Method of preparing silicon carbide surfaces for crystal growth
US5053348A (en) * 1989-12-01 1991-10-01 Hughes Aircraft Company Fabrication of self-aligned, t-gate hemt
US5210051A (en) * 1990-03-27 1993-05-11 Cree Research, Inc. High efficiency light emitting diodes from bipolar gallium nitride
US5172197A (en) * 1990-04-11 1992-12-15 Hughes Aircraft Company Hemt structure with passivated donor layer
US5292501A (en) * 1990-06-25 1994-03-08 Degenhardt Charles R Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining
US5200022A (en) * 1990-10-03 1993-04-06 Cree Research, Inc. Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
US5296395A (en) * 1991-05-17 1994-03-22 Apa Optics, Inc. Method of making a high electron mobility transistor
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US5389571A (en) * 1991-12-18 1995-02-14 Hiroshi Amano Method of fabricating a gallium nitride based semiconductor device with an aluminum and nitrogen containing intermediate layer
US5705827A (en) * 1991-12-25 1998-01-06 Nec Corporation Tunnel transistor and method of manufacturing same
US5298445A (en) * 1992-05-22 1994-03-29 Nec Corporation Method for fabricating a field effect transistor
US5701019A (en) * 1993-03-12 1997-12-23 Hitachi, Ltd. Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semiconductor layer
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
US5592501A (en) * 1994-09-20 1997-01-07 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5700714A (en) * 1995-01-19 1997-12-23 Oki Electric Industry Co., Ltd. Diffusion mask and fabrication method for forming pn-junction elements in a compound semiconductor substrate
US5534462A (en) * 1995-02-24 1996-07-09 Motorola, Inc. Method for forming a plug and semiconductor device having the same
US6046464A (en) * 1995-03-29 2000-04-04 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US5804482A (en) * 1995-04-10 1998-09-08 Abb Research Ltd. Method for producing a semiconductor device having a semiconductor layer of SiC
US5885860A (en) * 1995-06-30 1999-03-23 Motorola, Inc. Silicon carbide transistor and method
US5946547A (en) * 1995-12-22 1999-08-31 Samsung Electronics Co., Ltd. Liquid crystal display device fabrication methods with reduced numbers of patterning steps
US5990531A (en) * 1995-12-28 1999-11-23 Philips Electronics N.A. Corporation Methods of making high voltage GaN-AlN based semiconductor devices and semiconductor devices made
US6028328A (en) * 1996-01-03 2000-02-22 Siemens Aktiengesellschaft HEMT double hetero structure
US20030123829A1 (en) * 1996-10-16 2003-07-03 Taylor Geoff W. Monolithic integrated circuit including a waveguide and quantum well inversion channel devices and a method of fabricating same
US20040004223A1 (en) * 1997-01-09 2004-01-08 Nichia Chemical Industries, Ltd. Nitride semiconductor device
US6448648B1 (en) * 1997-03-27 2002-09-10 The United States Of America As Represented By The Secretary Of The Navy Metalization of electronic semiconductor devices
US6064082A (en) * 1997-05-30 2000-05-16 Sony Corporation Heterojunction field effect transistor
US6015979A (en) * 1997-08-29 2000-01-18 Kabushiki Kaisha Toshiba Nitride-based semiconductor element and method for manufacturing the same
US20020008241A1 (en) * 1997-10-07 2002-01-24 Edmond John Adam Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure
US6177685B1 (en) * 1998-01-20 2001-01-23 Sharp Kabushiki Kaisha Nitride-type III-V HEMT having an InN 2DEG channel layer
US6602763B2 (en) * 1998-02-27 2003-08-05 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth
US6608327B1 (en) * 1998-02-27 2003-08-19 North Carolina State University Gallium nitride semiconductor structure including laterally offset patterned layers
US6570192B1 (en) * 1998-02-27 2003-05-27 North Carolina State University Gallium nitride semiconductor structures including lateral gallium nitride layers
US6051849A (en) * 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6150680A (en) * 1998-03-05 2000-11-21 Welch Allyn, Inc. Field effect semiconductor device having dipole barrier
US6086673A (en) * 1998-04-02 2000-07-11 Massachusetts Institute Of Technology Process for producing high-quality III-V nitride substrates
US6316793B1 (en) * 1998-06-12 2001-11-13 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
US6376339B2 (en) * 1998-11-24 2002-04-23 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on silicon carbide substrates by lateral growth from sidewalls of masked posts, and gallium nitride semiconductor structures fabricated thereby
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6602764B2 (en) * 1998-11-24 2003-08-05 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers
US6462355B1 (en) * 1998-11-24 2002-10-08 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates
US6429467B1 (en) * 1999-01-29 2002-08-06 Nec Corporation Heterojunction field effect transistor
US6582906B1 (en) * 1999-04-05 2003-06-24 Affymetrix, Inc. Proportional amplification of nucleic acids
US20030145784A1 (en) * 1999-04-08 2003-08-07 Thompson Margarita P. Cubic (zinc-blende) aluminum nitride and method of making same
US6218680B1 (en) * 1999-05-18 2001-04-17 Cree, Inc. Semi-insulating silicon carbide without vanadium domination
US6582986B2 (en) * 1999-10-14 2003-06-24 Cree, Inc. Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
US6489221B2 (en) * 1999-11-17 2002-12-03 North Carolina State University High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6686261B2 (en) * 1999-11-17 2004-02-03 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates, and gallium nitride semiconductor structures fabricated thereby
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6545300B2 (en) * 1999-11-17 2003-04-08 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates, and gallium nitride semiconductor structures fabricated thereby
US6639255B2 (en) * 1999-12-08 2003-10-28 Matsushita Electric Industrial Co., Ltd. GaN-based HFET having a surface-leakage reducing cap layer
US20010015446A1 (en) * 1999-12-08 2001-08-23 Kaoru Inoue Semiconductor device
US6380108B1 (en) * 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US6586778B2 (en) * 1999-12-21 2003-07-01 North Carolina State University Gallium nitride semiconductor structures fabricated by pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts
US20010020700A1 (en) * 2000-01-13 2001-09-13 Kaoru Inoue Semiconductor device
US20010023964A1 (en) * 2000-02-04 2001-09-27 Yifeng Wu Group III nitride based FETs and hemts with reduced trapping and method for producing the same
US6586781B2 (en) * 2000-02-04 2003-07-01 Cree Lighting Company Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
US6621148B2 (en) * 2000-02-09 2003-09-16 North Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby
US20010040246A1 (en) * 2000-02-18 2001-11-15 Hirotatsu Ishii GaN field-effect transistor and method of manufacturing the same
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
US6486042B2 (en) * 2000-02-24 2002-11-26 North Carolina State University Methods of forming compound semiconductor layers using spaced trench arrays and semiconductor substrates formed thereby
US6855959B2 (en) * 2000-03-24 2005-02-15 Nec Corporation Nitride based semiconductor photo-luminescent device
US20040241970A1 (en) * 2000-04-11 2004-12-02 Zoltan Ring Method of Forming Vias in Silicon Carbide and Resulting Devices and Circuits
US6492669B2 (en) * 2000-06-29 2002-12-10 Nec Corporation Semiconductor device with schottky electrode having high schottky barrier
US6515316B1 (en) * 2000-07-14 2003-02-04 Trw Inc. Partially relaxed channel HEMT device
US6548333B2 (en) * 2000-12-01 2003-04-15 Cree, Inc. Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
US20020066908A1 (en) * 2000-12-01 2002-06-06 Smith Richard Peter Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment and methods of fabricating same
US20030157776A1 (en) * 2000-12-01 2003-08-21 Smith Richard Peter Methods of fabricating aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
US20020079508A1 (en) * 2000-12-19 2002-06-27 The Furukawa Electric Co., Ltd. GaN-based high electron mobility transistor
US20050263778A1 (en) * 2001-02-27 2005-12-01 Sanyo Electric Co., Ltd. Nitride-based semiconductor element and method of forming nitride-based semiconductor
US20020119610A1 (en) * 2001-02-27 2002-08-29 Katsunori Nishii Semiconductor device and method for fabricating the same
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6706114B2 (en) * 2001-05-21 2004-03-16 Cree, Inc. Methods of fabricating silicon carbide crystals
US20030017683A1 (en) * 2001-07-18 2003-01-23 Motorola, Inc. Structure and method for fabricating heterojunction bipolar transistors and high electron mobility transistors utilizing the formation of a complaint substrates for materials used to form the same
US20030020092A1 (en) * 2001-07-24 2003-01-30 Primit Parikh Insulating gate AlGaN/GaN HEMT
US20030102482A1 (en) * 2001-12-03 2003-06-05 Saxler Adam William Strain balanced nitride heterojunction transistors and methods of fabricating strain balanced nitride heterojunction transistors
US20030213975A1 (en) * 2002-05-17 2003-11-20 Matsushita Electric Industrial Co, Ltd. Semiconductor device
US20040061129A1 (en) * 2002-07-16 2004-04-01 Saxler Adam William Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
US20040021152A1 (en) * 2002-08-05 2004-02-05 Chanh Nguyen Ga/A1GaN Heterostructure Field Effect Transistor with dielectric recessed gate
US20040029330A1 (en) * 2002-08-05 2004-02-12 Tahir Hussain Ohmic metal contact and channel protection in GaN devices using an encapsulation layer
US7084441B2 (en) * 2004-05-20 2006-08-01 Cree, Inc. Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9035354B2 (en) 2004-02-05 2015-05-19 Cree, Inc. Heterojunction transistors having barrier layer bandgaps greater than channel layer bandgaps and related methods
US20100187570A1 (en) * 2004-02-05 2010-07-29 Adam William Saxler Heterojunction Transistors Having Barrier Layer Bandgaps Greater Than Channel Layer Bandgaps and Related Methods
US20060231860A1 (en) * 2004-09-29 2006-10-19 The Regents Of The University Of California Office Of Technology Transfer Polarization-doped field effect transistors (POLFETS) and materials and methods for making the same
US7525130B2 (en) * 2004-09-29 2009-04-28 The Regents Of The University Of California Polarization-doped field effect transistors (POLFETS) and materials and methods for making the same
US7501327B2 (en) * 2004-11-03 2009-03-10 Samsung Electronics Co., Ltd. Fabricating method of semiconductor optical device for flip-chip bonding
US20060094142A1 (en) * 2004-11-03 2006-05-04 Samsung Electronics Co.; Ltd Fabricating method of semiconductor optical device for flip-chip bonding
US20080048196A1 (en) * 2005-03-07 2008-02-28 Technische Universitat Berlin Component and Process for Manufacturing the Same
US7405430B2 (en) * 2005-06-10 2008-07-29 Cree, Inc. Highly uniform group III nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US20080302298A1 (en) * 2005-06-10 2008-12-11 Cree, Inc. Highly Uniform Group III Nitride Epitaxial Layers on 100 Millimeter Diameter Silicon Carbide Substrates
US7662682B2 (en) 2005-06-10 2010-02-16 Cree, Inc. Highly uniform group III nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US20060278891A1 (en) * 2005-06-10 2006-12-14 Saxler Adam W Highly uniform group III nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US20070004184A1 (en) * 2005-06-29 2007-01-04 Saxler Adam W Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
US9331192B2 (en) 2005-06-29 2016-05-03 Cree, Inc. Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
US20070018198A1 (en) * 2005-07-20 2007-01-25 Brandes George R High electron mobility electronic device structures comprising native substrates and methods for making the same
US7498618B2 (en) * 2005-08-24 2009-03-03 Kabushiki Kaisha Toshiba Nitride semiconductor device
US20070051977A1 (en) * 2005-08-24 2007-03-08 Kabushiki Kaisha Toshiba Nitride semiconductor device
US20090233414A1 (en) * 2005-10-20 2009-09-17 Shah Pankaj B Method for fabricating group III-nitride high electron mobility transistors (HEMTs)
US20070254431A1 (en) * 2006-04-26 2007-11-01 Kabushiki Kaisha Toshiba Nitride semiconductor device
US7538366B2 (en) * 2006-04-26 2009-05-26 Kabushiki Kaisha Toshiba Nitride semiconductor device
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
US9984881B2 (en) 2006-11-06 2018-05-29 Cree, Inc. Methods of fabricating semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
WO2013085566A1 (en) * 2011-12-06 2013-06-13 Hrl Laboratories, Llc High current high voltage gan field effect transistors and method of fabricating same
US8530978B1 (en) 2011-12-06 2013-09-10 Hrl Laboratories, Llc High current high voltage GaN field effect transistors and method of fabricating same
US8575657B2 (en) 2012-03-20 2013-11-05 Northrop Grumman Systems Corporation Direct growth of diamond in backside vias for GaN HEMT devices
KR101513123B1 (en) * 2013-07-17 2015-04-22 경북대학교 산학협력단 Semiconductor device and methode of manufacturing thereof
US10096682B2 (en) * 2014-01-23 2018-10-09 Intel Corporation III-N devices in Si trenches
US10276712B2 (en) 2014-05-29 2019-04-30 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US9917244B2 (en) 2014-06-17 2018-03-13 The Regents Of The University Of Michigan Resonant body high electron mobility transistor
WO2015195788A1 (en) * 2014-06-17 2015-12-23 The Regents Of The University Of Michigan Resonant body high electron mobility transistor
CN104617136A (en) * 2015-01-08 2015-05-13 山东大学 4H-silicon carbide based N-channel accumulating high-voltage insulated gate bipolar transistor
US9812532B1 (en) 2015-08-28 2017-11-07 Hrl Laboratories, Llc III-nitride P-channel transistor
US10692984B2 (en) 2015-11-19 2020-06-23 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
CN113782596A (en) * 2016-03-17 2021-12-10 克里公司 Transistor with bypass gate structure
US20230078017A1 (en) * 2021-09-16 2023-03-16 Wolfspeed, Inc. Semiconductor device incorporating a substrate recess

Also Published As

Publication number Publication date
WO2006022872A1 (en) 2006-03-02
EP1779437B1 (en) 2011-10-26
ATE531081T1 (en) 2011-11-15
TW200605349A (en) 2006-02-01
US20100012952A1 (en) 2010-01-21
EP1779437A1 (en) 2007-05-02
US8946777B2 (en) 2015-02-03
JP2008507853A (en) 2008-03-13

Similar Documents

Publication Publication Date Title
US8946777B2 (en) Nitride-based transistors having laterally grown active region and methods of fabricating same
US7432142B2 (en) Methods of fabricating nitride-based transistors having regrown ohmic contact regions
EP1817798B2 (en) Cap layers and/or passivation layers for nitride-based transistors, transistor structures and methods of fabricating same
US6982204B2 (en) Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
US9224596B2 (en) Methods of fabricating thick semi-insulating or insulating epitaxial gallium nitride layers
US7615774B2 (en) Aluminum free group III-nitride based high electron mobility transistors
EP1875515B1 (en) Binary group iii-nitride based high electron mobility transistors and methods of fabricating same
KR101108344B1 (en) Methods of fabricating nitride-based transistors with a cap layer and a recessed gate
EP2311095B1 (en) Normally-off semiconductor devices and methods of fabricating the same
EP1905097B1 (en) Nitride-based transistors and fabrication methods with an etch stop layer
US7626217B2 (en) Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
EP1704597A1 (en) Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: CREE, INC., NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAXLER, ADAM WILLIAM;SHEPPARD, SCOTT;SMITH, RICHARD PETER;REEL/FRAME:015408/0231

Effective date: 20041028

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION