JP6844228B2 - 半導体装置および半導体装置の製造方法 - Google Patents
半導体装置および半導体装置の製造方法 Download PDFInfo
- Publication number
- JP6844228B2 JP6844228B2 JP2016235388A JP2016235388A JP6844228B2 JP 6844228 B2 JP6844228 B2 JP 6844228B2 JP 2016235388 A JP2016235388 A JP 2016235388A JP 2016235388 A JP2016235388 A JP 2016235388A JP 6844228 B2 JP6844228 B2 JP 6844228B2
- Authority
- JP
- Japan
- Prior art keywords
- type
- region
- semiconductor region
- epitaxial growth
- growth layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 155
- 238000000034 method Methods 0.000 title claims description 23
- 238000004519 manufacturing process Methods 0.000 title claims description 19
- 239000000758 substrate Substances 0.000 claims description 52
- 239000012535 impurity Substances 0.000 claims description 36
- 239000010410 layer Substances 0.000 description 99
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 98
- 229910010271 silicon carbide Inorganic materials 0.000 description 96
- 238000005468 ion implantation Methods 0.000 description 17
- 230000005684 electric field Effects 0.000 description 13
- 239000011229 interlayer Substances 0.000 description 11
- 230000015556 catabolic process Effects 0.000 description 9
- 238000010438 heat treatment Methods 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 8
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 238000000137 annealing Methods 0.000 description 5
- 125000004433 nitrogen atom Chemical group N* 0.000 description 5
- 239000002344 surface layer Substances 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 4
- 239000001257 hydrogen Substances 0.000 description 4
- 229910052739 hydrogen Inorganic materials 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical group [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- -1 for example Chemical compound 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 125000004437 phosphorous atom Chemical group 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02634—Homoepitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
- H01L21/0465—Making n or p doped regions or layers, e.g. using diffusion using ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/086—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0882—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
Description
体装置は、次の特徴を有する。第1導電型の第1エピタキシャル成長層が、第1導電型の
半導体基板のおもて面に設けられる。前記第1エピタキシャル成長層よりも不純物濃度の
高い第1導電型の第1半導体領域が、前記第1エピタキシャル成長層の内部に選択的に設
けられる。第2導電型の第2エピタキシャル成長層が、前記第1エピタキシャル成長層の
、前記半導体基板側に対して反対側に設けられる。前記第1エピタキシャル成長層よりも
不純物濃度の高い第1導電型の第2半導体領域が、前記第2エピタキシャル成長層の内部
に選択的に設けられる。前記第2半導体領域および前記第2エピタキシャル成長層を貫通
して前記第1半導体領域に達するトレンチが設けられる。前記トレンチの内部にゲート絶
縁膜を介してゲート電極が設けられる。前記第2半導体領域および前記第2エピタキシャ
ル成長層に接する第1電極が設けられる。前記半導体基板の裏面に第2電極が設けられる
。前記ゲート電極と電気的に接続されたゲート電極パッドが設けられる。前記第1エピタキシャル成長層の表面に、前記第2エピタキシャル成長層に接する第2導電型の第3半導体領域が選択的に設けられている。前記第1エピタキシャル成長層の内部に、前記トレンチの底面を覆う第2導電型の第4半導体領域が選択的に設けられている。前記第1半導体領域は、前記ゲート電極パッドの下部に設けられていない。前記第1半導体領域の深さは、前記第3半導体領域および前記第4半導体領域の深さよりも深い。前記第1半導体領域が設けられない領域における前記第3半導体領域と前記第1エピタキシャル成長層との界面は、前記第3半導体領域と前記第1半導体領域との界面より、前記半導体基板側にある。
製造方法は、次の特徴を有する。まず、第1導電型の半導体基板のおもて面に第1導電型
の第1エピタキシャル成長層を形成する第1工程を行う。次に、前記第1エピタキシャル
成長層の内部に選択的に前記第1エピタキシャル成長層よりも不純物濃度の高い第1導電
型の第1半導体領域を形成する第2工程を行う。次に、前記第1エピタキシャル成長層の
、前記半導体基板側に対して反対側に第2導電型の第2エピタキシャル成長層を形成する
第3工程を行う。次に、前記第2エピタキシャル成長層の内部に選択的に前記第1エピタ
キシャル成長層よりも不純物濃度の高い第1導電型の第2半導体領域を形成する第4工程
を行う。次に、前記第2半導体領域および前記第2エピタキシャル成長層を貫通して前記
第1半導体領域に達するトレンチを形成する第5工程を行う。次に、前記トレンチの内部
にゲート絶縁膜を介してゲート電極を形成する第6工程を行う。次に、前記第2半導体領
域および前記第2エピタキシャル成長層に接する第1電極を形成する第7工程を行う。次
に、前記半導体基板の裏面に第2電極を形成する第8工程を行う。次に、前記ゲート電極
と電気的に接続されたゲート電極パッドを形成する第9工程を行う。前記第1工程の後、前記第3工程の前に、第10工程および第11工程を行う。前記第10工程では、前記第1エピタキシャル成長層の表面に、前記第2エピタキシャル成長層に接する第2導電型の第3半導体領域を選択的に形成する。前記第11工程では、前記第1エピタキシャル成長層の内部に、前記トレンチの底面を覆う第2導電型の第4半導体領域を選択的に形成する。前記第2工程では、前記第1半導体領域を、前記ゲート電極パッドの下部に形成せず、かつ前記第1半導体領域の深さを、前記第3半導体領域および前記第4半導体領域の深さよりも深くすることで、前記第1半導体領域が設けられない領域における前記第3半導体領域と前記第1エピタキシャル成長層との界面を、前記第3半導体領域と前記第1半導体領域との界面より、前記半導体基板側にする。
本発明にかかる半導体装置は、ワイドバンドギャップ半導体を用いて構成される。実施の形態においては、ワイドバンドギャップ半導体として例えば炭化珪素(SiC)を用いて作製された炭化珪素半導体装置について、MOSFETを例に説明する。図1は、実施の形態にかかる炭化珪素半導体装置の構造を示す断面図である。
次に、実施の形態にかかる炭化珪素半導体装置の製造方法について説明する。図2〜図9は、実施の形態にかかる炭化珪素半導体装置の製造途中の状態を模式的に示す断面図である。まず、n型の炭化珪素でできたn+型炭化珪素基板1を用意する。そして、このn+型炭化珪素基板1の第1主面上に、n型の不純物、例えば窒素原子(N)をドーピングしながら炭化珪素でできたn-型炭化珪素エピタキシャル層2を、例えば、8.0×1015/cm3の不純物濃度で10μm程度の厚さまでエピタキシャル成長させる。
2 n-型炭化珪素エピタキシャル層
3 p+型領域
3a ゲートパッド下部p+型領域
3b 下側p+型領域
3c 上側p+型領域
4 第2p+型領域
5 n型領域
5a 下側n型領域
5b 上側n型領域
6 p型ベース層
7 n++型ソース領域
8 p++型コンタクト領域
9 ゲート絶縁膜
10 フィールド酸化膜
11 ゲート電極
11a ゲートパッド下部ゲート電極
12 層間絶縁膜
13 ソース電極
14 裏面電極
15 ソース電極パッド
16 ゲート電極パッド
17 連結部コンタクトホール
18 トレンチ
20 活性領域
21 n-型領域
30 連結部
40 ゲートパッド部
Claims (3)
- 第1導電型の半導体基板と、
前記半導体基板のおもて面に設けられた第1導電型の第1エピタキシャル成長層と、
前記第1エピタキシャル成長層の内部に選択的に設けられた前記第1エピタキシャル成長層よりも不純物濃度の高い第1導電型の第1半導体領域と、
前記第1エピタキシャル成長層の、前記半導体基板側に対して反対側に設けられた第2導電型の第2エピタキシャル成長層と、
前記第2エピタキシャル成長層の内部に選択的に設けられた前記第1エピタキシャル成長層よりも不純物濃度の高い第1導電型の第2半導体領域と、
前記第2半導体領域および前記第2エピタキシャル成長層を貫通して前記第1半導体領域に達するトレンチと、
前記トレンチの内部にゲート絶縁膜を介して設けられたゲート電極と、
前記第2半導体領域および前記第2エピタキシャル成長層に接する第1電極と、
前記半導体基板の裏面に設けられた第2電極と、
前記ゲート電極と電気的に接続されたゲート電極パッドと、
前記第1エピタキシャル成長層の表面に選択的に設けられ、前記第2エピタキシャル成長層に接する第2導電型の第3半導体領域と、
前記第1エピタキシャル成長層の内部に選択的に設けられ、前記トレンチの底面を覆う第2導電型の第4半導体領域と、
を備え、
前記第1半導体領域は、前記ゲート電極パッドの下部に設けられておらず、
前記第1半導体領域の深さは、前記第3半導体領域および前記第4半導体領域の深さよりも深く、
前記第1半導体領域が設けられない領域における前記第3半導体領域と前記第1エピタキシャル成長層との界面は、前記第3半導体領域と前記第1半導体領域との界面より、前記半導体基板側にあることを特徴とする半導体装置。 - 前記第1半導体領域は、前記ゲート電極と前記ゲート電極パッドとを接続する連結部の下部に設けられていないことを特徴とする請求項1に記載の半導体装置。
- 第1導電型の半導体基板のおもて面に第1導電型の第1エピタキシャル成長層を形成する第1工程と、
前記第1エピタキシャル成長層の内部に選択的に前記第1エピタキシャル成長層よりも不純物濃度の高い第1導電型の第1半導体領域を形成する第2工程と、
前記第1エピタキシャル成長層の、前記半導体基板側に対して反対側に第2導電型の第2エピタキシャル成長層を形成する第3工程と、
前記第2エピタキシャル成長層の内部に選択的に前記第1エピタキシャル成長層よりも不純物濃度の高い第1導電型の第2半導体領域を形成する第4工程と、
前記第2半導体領域および前記第2エピタキシャル成長層を貫通して前記第1半導体領域に達するトレンチを形成する第5工程と、
前記トレンチの内部にゲート絶縁膜を介してゲート電極を形成する第6工程と、
前記第2半導体領域および前記第2エピタキシャル成長層に接する第1電極を形成する第7工程と、
前記半導体基板の裏面に第2電極を形成する第8工程と、
前記ゲート電極と電気的に接続されたゲート電極パッドを形成する第9工程と、
を含み、
前記第1工程の後、前記第3工程の前に、
前記第1エピタキシャル成長層の表面に、前記第2エピタキシャル成長層に接する第2導電型の第3半導体領域を選択的に形成する第10工程と、
前記第1エピタキシャル成長層の内部に、前記トレンチの底面を覆う第2導電型の第4半導体領域を選択的に形成する第11工程と、をさらに含み、
前記第2工程では、
前記第1半導体領域を、前記ゲート電極パッドの下部に形成せず、かつ前記第1半導体領域の深さを、前記第3半導体領域および前記第4半導体領域の深さよりも深くすることで、前記第1半導体領域が設けられない領域における前記第3半導体領域と前記第1エピタキシャル成長層との界面を、前記第3半導体領域と前記第1半導体領域との界面より、前記半導体基板側にすることを特徴とする半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016235388A JP6844228B2 (ja) | 2016-12-02 | 2016-12-02 | 半導体装置および半導体装置の製造方法 |
US15/800,870 US10256338B2 (en) | 2016-12-02 | 2017-11-01 | Semiconductor device and method of manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016235388A JP6844228B2 (ja) | 2016-12-02 | 2016-12-02 | 半導体装置および半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018093067A JP2018093067A (ja) | 2018-06-14 |
JP6844228B2 true JP6844228B2 (ja) | 2021-03-17 |
Family
ID=62243442
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016235388A Active JP6844228B2 (ja) | 2016-12-02 | 2016-12-02 | 半導体装置および半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US10256338B2 (ja) |
JP (1) | JP6844228B2 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6853977B2 (ja) * | 2017-01-16 | 2021-04-07 | 国立研究開発法人産業技術総合研究所 | 半導体装置および半導体装置の製造方法 |
US10164021B2 (en) * | 2017-05-26 | 2018-12-25 | Fuji Electric Co., Ltd. | Silicon carbide semiconductor device |
JP6827433B2 (ja) * | 2018-03-02 | 2021-02-10 | 株式会社東芝 | 半導体装置 |
WO2019220863A1 (ja) | 2018-05-14 | 2019-11-21 | 国立大学法人東京農工大学 | 光パルス対生成装置、光検出装置、および光検出方法 |
JP7263715B2 (ja) * | 2018-08-30 | 2023-04-25 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
Family Cites Families (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6180966B1 (en) * | 1997-03-25 | 2001-01-30 | Hitachi, Ltd. | Trench gate type semiconductor device with current sensing cell |
DE10205345B9 (de) * | 2001-02-09 | 2007-12-20 | Fuji Electric Co., Ltd., Kawasaki | Halbleiterbauelement |
JP4059846B2 (ja) * | 2003-12-26 | 2008-03-12 | Necエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
JP4167294B2 (ja) * | 2005-07-26 | 2008-10-15 | 松下電器産業株式会社 | 半導体素子及び電気機器 |
DE102005053487B4 (de) * | 2005-11-09 | 2011-06-09 | Infineon Technologies Ag | Leistungs-IGBT mit erhöhter Robustheit |
JP4609656B2 (ja) * | 2005-12-14 | 2011-01-12 | サンケン電気株式会社 | トレンチ構造半導体装置 |
WO2007091360A1 (ja) * | 2006-02-07 | 2007-08-16 | Mitsubishi Electric Corporation | 半導体装置およびその製造方法 |
JP5511124B2 (ja) * | 2006-09-28 | 2014-06-04 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | 絶縁ゲート型半導体装置 |
JP2008130983A (ja) * | 2006-11-24 | 2008-06-05 | Nec Electronics Corp | 半導体装置およびその製造方法 |
US20080203470A1 (en) * | 2007-02-28 | 2008-08-28 | Infineon Technologies Austria Ag | Lateral compensation component |
JP5285874B2 (ja) * | 2007-07-03 | 2013-09-11 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP5271515B2 (ja) * | 2007-07-13 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
WO2010098294A1 (ja) * | 2009-02-24 | 2010-09-02 | 三菱電機株式会社 | 炭化珪素半導体装置 |
JP5370480B2 (ja) * | 2009-04-30 | 2013-12-18 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
WO2011045834A1 (ja) * | 2009-10-14 | 2011-04-21 | 三菱電機株式会社 | 電力用半導体装置 |
US9431530B2 (en) * | 2009-10-20 | 2016-08-30 | Vishay-Siliconix | Super-high density trench MOSFET |
JP5659514B2 (ja) | 2010-03-15 | 2015-01-28 | 富士電機株式会社 | 半導体装置 |
WO2011125274A1 (ja) * | 2010-04-06 | 2011-10-13 | 三菱電機株式会社 | 電力用半導体装置およびその製造方法 |
JP5619152B2 (ja) * | 2010-04-26 | 2014-11-05 | 三菱電機株式会社 | 半導体装置 |
WO2011161721A1 (ja) * | 2010-06-24 | 2011-12-29 | 三菱電機株式会社 | 電力用半導体装置 |
JP5665567B2 (ja) * | 2011-01-26 | 2015-02-04 | 株式会社東芝 | 半導体素子 |
US10312361B2 (en) * | 2011-06-20 | 2019-06-04 | The Regents Of The University Of California | Trenched vertical power field-effect transistors with improved on-resistance and breakdown voltage |
US9093361B2 (en) * | 2011-06-23 | 2015-07-28 | Mitsubishi Electric Corporation | Semiconductor device |
US9396946B2 (en) * | 2011-06-27 | 2016-07-19 | Cree, Inc. | Wet chemistry processes for fabricating a semiconductor device with increased channel mobility |
WO2013042406A1 (ja) * | 2011-09-21 | 2013-03-28 | 三菱電機株式会社 | 電力用半導体装置 |
CN103946984B (zh) * | 2011-11-22 | 2016-09-21 | 丰田自动车株式会社 | 半导体装置 |
DE112012005039B4 (de) * | 2011-12-01 | 2021-01-14 | Mitsubishi Electric Corp. | Halbleitervorrichtung |
JP2013201266A (ja) | 2012-03-23 | 2013-10-03 | Toshiba Corp | 電力用半導体装置 |
JP5818099B2 (ja) * | 2012-04-27 | 2015-11-18 | 国立研究開発法人産業技術総合研究所 | 半導体装置 |
JP5994604B2 (ja) * | 2012-11-28 | 2016-09-21 | 住友電気工業株式会社 | 炭化珪素半導体装置およびその製造方法 |
JP5694285B2 (ja) * | 2012-12-28 | 2015-04-01 | トヨタ自動車株式会社 | 半導体装置 |
US9960267B2 (en) * | 2013-03-31 | 2018-05-01 | Shindengen Electric Manufacturing Co., Ltd. | Semiconductor device |
JP6271155B2 (ja) * | 2013-05-21 | 2018-01-31 | 株式会社東芝 | 半導体装置 |
WO2015037095A1 (ja) * | 2013-09-11 | 2015-03-19 | 富士電機株式会社 | 半導体装置 |
JP6244762B2 (ja) * | 2013-09-12 | 2017-12-13 | 住友電気工業株式会社 | 炭化珪素半導体装置 |
JP6244763B2 (ja) * | 2013-09-12 | 2017-12-13 | 住友電気工業株式会社 | 炭化珪素半導体装置 |
JP2015072999A (ja) * | 2013-10-02 | 2015-04-16 | 株式会社デンソー | 炭化珪素半導体装置 |
JP6146486B2 (ja) * | 2014-01-16 | 2017-06-14 | 富士電機株式会社 | 半導体装置 |
CN105940496B (zh) * | 2014-01-29 | 2019-06-18 | 三菱电机株式会社 | 电力用半导体装置 |
CN105940495B (zh) * | 2014-01-29 | 2019-11-08 | 三菱电机株式会社 | 电力用半导体装置 |
JP2015176889A (ja) * | 2014-03-13 | 2015-10-05 | 株式会社東芝 | 半導体装置 |
JP6369173B2 (ja) * | 2014-04-17 | 2018-08-08 | 富士電機株式会社 | 縦型半導体装置およびその製造方法 |
WO2015178024A1 (ja) * | 2014-05-23 | 2015-11-26 | パナソニックIpマネジメント株式会社 | 炭化珪素半導体装置 |
JP6022082B2 (ja) * | 2014-07-11 | 2016-11-09 | 新電元工業株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2016039263A (ja) * | 2014-08-07 | 2016-03-22 | 株式会社東芝 | 半導体装置の製造方法 |
US10453951B2 (en) * | 2014-09-26 | 2019-10-22 | Mitsubishi Electric Corporation | Semiconductor device having a gate trench and an outside trench |
JP6361447B2 (ja) * | 2014-10-15 | 2018-07-25 | 住友電気工業株式会社 | 半導体モジュール |
JP6361448B2 (ja) * | 2014-10-15 | 2018-07-25 | 住友電気工業株式会社 | 半導体モジュール |
JP2016143786A (ja) * | 2015-02-03 | 2016-08-08 | 株式会社東芝 | 半導体装置 |
JP2016174030A (ja) * | 2015-03-16 | 2016-09-29 | 株式会社東芝 | 半導体装置 |
JP2016213419A (ja) * | 2015-05-13 | 2016-12-15 | 住友電気工業株式会社 | 炭化珪素半導体装置 |
CN107683530B (zh) * | 2015-06-09 | 2020-08-18 | 三菱电机株式会社 | 电力用半导体装置 |
US10056370B2 (en) * | 2015-07-16 | 2018-08-21 | Fuji Electric Co., Ltd. | Semiconductor device |
JP2017054958A (ja) * | 2015-09-10 | 2017-03-16 | 株式会社東芝 | 半導体装置 |
JP2017063079A (ja) * | 2015-09-24 | 2017-03-30 | 住友電気工業株式会社 | 炭化珪素半導体装置およびその製造方法 |
US9806186B2 (en) * | 2015-10-02 | 2017-10-31 | D3 Semiconductor LLC | Termination region architecture for vertical power transistors |
CN108292676B (zh) * | 2015-12-07 | 2020-11-13 | 三菱电机株式会社 | 碳化硅半导体装置 |
DE112016006255T5 (de) * | 2016-01-19 | 2018-10-04 | Mitsubishi Electric Corporation | Halbleitervorrichtung |
US10388781B2 (en) * | 2016-05-20 | 2019-08-20 | Alpha And Omega Semiconductor Incorporated | Device structure having inter-digitated back to back MOSFETs |
JP6827776B2 (ja) * | 2016-11-15 | 2021-02-10 | ローム株式会社 | 半導体デバイス |
-
2016
- 2016-12-02 JP JP2016235388A patent/JP6844228B2/ja active Active
-
2017
- 2017-11-01 US US15/800,870 patent/US10256338B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2018093067A (ja) | 2018-06-14 |
US10256338B2 (en) | 2019-04-09 |
US20180158946A1 (en) | 2018-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6874797B2 (ja) | 半導体装置 | |
JP6759563B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6572423B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6996082B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6855793B2 (ja) | 半導体装置 | |
JP6844228B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6848382B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6848316B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6918302B2 (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
JP6853977B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6766512B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JPWO2020110514A1 (ja) | 超接合炭化珪素半導体装置および超接合炭化珪素半導体装置の製造方法 | |
JP7029710B2 (ja) | 半導体装置 | |
JP6802454B2 (ja) | 半導体装置およびその製造方法 | |
JP2018019046A (ja) | 炭化ケイ素半導体装置および炭化ケイ素半導体装置の製造方法 | |
JP2018046163A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2019003967A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2020043243A (ja) | 半導体装置 | |
JP5676923B2 (ja) | 半導体装置の製造方法および半導体装置 | |
WO2018117061A1 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2019004010A (ja) | 半導体装置およびその製造方法 | |
JP7279394B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6946824B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6991476B2 (ja) | 半導体装置 | |
JP6922535B2 (ja) | 半導体装置および半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20191114 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200925 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20201006 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201204 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210126 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210208 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6844228 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |