JP6149277B2 - 電子部品実装方法、電子部品実装システムおよび基板 - Google Patents

電子部品実装方法、電子部品実装システムおよび基板 Download PDF

Info

Publication number
JP6149277B2
JP6149277B2 JP2013507779A JP2013507779A JP6149277B2 JP 6149277 B2 JP6149277 B2 JP 6149277B2 JP 2013507779 A JP2013507779 A JP 2013507779A JP 2013507779 A JP2013507779 A JP 2013507779A JP 6149277 B2 JP6149277 B2 JP 6149277B2
Authority
JP
Japan
Prior art keywords
substrate
layer
electronic components
chip
predetermined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013507779A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2012133760A1 (ja
Inventor
山内　朗
朗 山内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bondtech Inc
Original Assignee
Bondtech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bondtech Inc filed Critical Bondtech Inc
Publication of JPWO2012133760A1 publication Critical patent/JPWO2012133760A1/ja
Application granted granted Critical
Publication of JP6149277B2 publication Critical patent/JP6149277B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04—Apparatus for manufacture or treatment
    • H10P72/0446—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7428—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/744—Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H10W72/07141—Means for applying energy, e.g. ovens or lasers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H10W72/07178—Means for aligning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07232—Compression bonding, e.g. thermocompression bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/244—Dispositions, e.g. layouts relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/011—Manufacture or treatment of pads or other interconnections to be direct bonded
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/011—Manufacture or treatment of pads or other interconnections to be direct bonded
    • H10W80/016—Cleaning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/301—Bonding techniques, e.g. hybrid bonding
    • H10W80/312—Bonding techniques, e.g. hybrid bonding characterised by the direct bonding of electrically conductive pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/301—Bonding techniques, e.g. hybrid bonding
    • H10W80/327—Bonding techniques, e.g. hybrid bonding characterised by the direct bonding of insulating parts, e.g. of silicon oxide layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/791—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads
    • H10W90/792—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads between multiple chips

Landscapes

  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Die Bonding (AREA)
JP2013507779A 2011-03-30 2012-03-30 電子部品実装方法、電子部品実装システムおよび基板 Active JP6149277B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2011076616 2011-03-30
JP2011076616 2011-03-30
JP2011159429 2011-07-20
JP2011159429 2011-07-20
PCT/JP2012/058567 WO2012133760A1 (ja) 2011-03-30 2012-03-30 電子部品実装方法、電子部品実装システムおよび基板

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2017050510A Division JP6383449B2 (ja) 2011-03-30 2017-03-15 電子部品実装方法および電子部品実装システム

Publications (2)

Publication Number Publication Date
JPWO2012133760A1 JPWO2012133760A1 (ja) 2014-07-28
JP6149277B2 true JP6149277B2 (ja) 2017-06-21

Family

ID=46931457

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2013507779A Active JP6149277B2 (ja) 2011-03-30 2012-03-30 電子部品実装方法、電子部品実装システムおよび基板
JP2017050510A Active JP6383449B2 (ja) 2011-03-30 2017-03-15 電子部品実装方法および電子部品実装システム

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2017050510A Active JP6383449B2 (ja) 2011-03-30 2017-03-15 電子部品実装方法および電子部品実装システム

Country Status (2)

Country Link
JP (2) JP6149277B2 (https=)
WO (1) WO2012133760A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI841852B (zh) * 2020-06-30 2024-05-11 日商芝浦機械電子裝置股份有限公司 安裝裝置及安裝方法

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013243333A (ja) * 2012-04-24 2013-12-05 Tadatomo Suga チップオンウエハ接合方法及び接合装置並びにチップとウエハとを含む構造体
US9543197B2 (en) * 2012-12-19 2017-01-10 Intel Corporation Package with dielectric or anisotropic conductive (ACF) buildup layer
JP2015005637A (ja) * 2013-06-21 2015-01-08 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
KR102158960B1 (ko) * 2013-07-05 2020-09-23 에베 그룹 에. 탈너 게엠베하 접촉면의 본딩을 위한 방법
WO2015046334A1 (ja) * 2013-09-27 2015-04-02 株式会社ダイセル 半導体素子三次元実装用充填材
EP2889900B1 (en) * 2013-12-19 2019-11-06 IMEC vzw Method for aligning micro-electronic components using an alignment liquid and electrostatic alignment as well as corresponding assembly of aligned micro-electronic components
JP6341554B2 (ja) * 2013-12-19 2018-06-13 国立大学法人東京工業大学 半導体装置の製造方法
FR3016474A1 (fr) * 2014-01-14 2015-07-17 Commissariat Energie Atomique Procede de placement et de collage de puces sur un substrat recepteur
JP6367084B2 (ja) 2014-10-30 2018-08-01 株式会社東芝 半導体チップの接合方法及び半導体チップの接合装置
TW202325758A (zh) * 2015-08-28 2023-07-01 日商昭和電工材料股份有限公司 緩衝片用組成物及緩衝片
CN105470173B (zh) * 2015-12-15 2018-08-14 上海微电子装备（集团）股份有限公司 一种芯片接合系统及方法
JP6478939B2 (ja) * 2016-03-31 2019-03-06 東レエンジニアリング株式会社 実装装置および実装方法
JP2018098441A (ja) * 2016-12-16 2018-06-21 株式会社ディスコ ダイボンダー
US11605662B2 (en) 2017-01-11 2023-03-14 Sony Semiconductor Solutions Corporation Imaging element, imaging device, electronic device, and method of manufacturing imaging element
JP6849468B2 (ja) * 2017-02-13 2021-03-24 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
FR3063832B1 (fr) * 2017-03-08 2019-03-22 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede d'auto-assemblage de composants microelectroniques
JP6598811B2 (ja) * 2017-03-23 2019-10-30 Ｔｏｗａ株式会社 半導体パッケージ配置装置、製造装置、半導体パッケージの配置方法および電子部品の製造方法
JP6640142B2 (ja) * 2017-03-31 2020-02-05 Ｔｏｗａ株式会社 切断装置、半導体パッケージの貼付方法及び電子部品の製造方法
US10269756B2 (en) * 2017-04-21 2019-04-23 Invensas Bonding Technologies, Inc. Die processing
US11264351B2 (en) 2017-05-19 2022-03-01 Shindengen Electric Manufacturing Co., Ltd. Method of manufacturing chip module
KR102400826B1 (ko) * 2017-09-13 2022-05-23 제뉴인 솔루션스 피티이. 엘티디. 폴리머 레진 몰드 컴파운드 기반 기판을 위한 커팅 방법 및 그 시스템
US10186549B1 (en) * 2017-09-20 2019-01-22 Asm Technology Singapore Pte Ltd Gang bonding process for assembling a matrix of light-emitting elements
TWI905469B (zh) * 2017-10-30 2025-11-21 日商索尼半導體解決方案公司 固體攝像裝置及電子機器
JP6916104B2 (ja) * 2017-12-22 2021-08-11 東レエンジニアリング株式会社 実装方法および実装装置
JP6990577B2 (ja) * 2017-12-22 2022-01-12 東レエンジニアリング株式会社 実装方法および実装装置
US10727219B2 (en) 2018-02-15 2020-07-28 Invensas Bonding Technologies, Inc. Techniques for processing devices
US11749645B2 (en) 2018-06-13 2023-09-05 Adeia Semiconductor Bonding Technologies Inc. TSV as pad
US11393779B2 (en) 2018-06-13 2022-07-19 Invensas Bonding Technologies, Inc. Large metal pads over TSV
JP6906586B2 (ja) * 2018-06-21 2021-07-21 株式会社東芝 半導体チップの接合方法及び半導体チップの接合装置
JP2021535613A (ja) 2018-09-04 2021-12-16 中芯集成電路（寧波）有限公司 ウェハレベルパッケージ方法及びパッケージ構造
CN110970322B (zh) * 2018-09-30 2024-07-09 上海微电子装备（集团）股份有限公司 一种芯片贴片设备及芯片贴片方法
TWI711088B (zh) * 2019-01-31 2020-11-21 惠特科技股份有限公司 半導體元件貼合設備
TWI734956B (zh) * 2019-01-31 2021-08-01 惠特科技股份有限公司 半導體元件雷射焊接裝置及方法
JP7243330B2 (ja) * 2019-03-15 2023-03-22 市光工業株式会社 発光素子及び車両用灯具、並びに発光素子の製造方法
KR102263508B1 (ko) * 2019-07-12 2021-06-10 한양대학교 에리카산학협력단 선택적 증착법을 이용한 적층가능한 기판의 결합방법
TWI874441B (zh) * 2019-10-29 2025-03-01 日商東京威力科創股份有限公司 附有晶片之基板的製造方法及基板處理裝置
US11742314B2 (en) 2020-03-31 2023-08-29 Adeia Semiconductor Bonding Technologies Inc. Reliable hybrid bonded apparatus
US11972968B2 (en) * 2020-07-02 2024-04-30 Sharpack Technology Pte. Ltd. Fluxless gang die bonding arrangement
US12112962B2 (en) 2020-08-20 2024-10-08 Shinkawa Ltd. Arrangement apparatus and arrangement method
EP4227378A4 (en) * 2020-11-13 2025-02-12 Sekisui Chemical Co., Ltd. METHOD FOR PRODUCING ELECTRONIC COMPONENT, METHOD FOR PRODUCING DISPLAY DEVICE, AND SUPPORT TAPE
CN116783684A (zh) * 2021-01-29 2023-09-19 东京毅力科创株式会社 附带芯片的基板的制造方法及基板处理装置
US12550799B2 (en) 2021-03-31 2026-02-10 Adeia Semiconductor Bonding Technologies Inc. Direct bonding methods and structures
KR102504810B1 (ko) * 2021-04-13 2023-02-28 주식회사 지티아이코리아 반도체 제조 장치 및 이를 이용한 다이 정렬 방법
KR20240016994A (ko) * 2021-06-03 2024-02-06 도쿄엘렉트론가부시키가이샤 기판 처리 방법
KR102527289B1 (ko) * 2021-06-24 2023-05-02 정라파엘 기판 본딩 방법
US12604771B2 (en) 2021-10-28 2026-04-14 Adeia Semiconductor Bonding Technologies Inc. Direct bonding methods and structures
JP2024155454A (ja) * 2023-04-21 2024-10-31 デクセリアルズ株式会社 保護素子及び回路基板
WO2025057736A1 (ja) * 2023-09-11 2025-03-20 東京エレクトロン株式会社 基板処理方法、接合装置、及び接合システム
US20250096190A1 (en) * 2023-09-20 2025-03-20 Tokyo Electron Limited Methods and devices for improving bond strength of diffusion barriers
JPWO2025197893A1 (https=) * 2024-03-19 2025-09-25

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6219856A (ja) * 1985-07-18 1987-01-28 Rohm Co Ltd パタ−ン被形成基板の位置合わせ方法
JP2786700B2 (ja) * 1989-11-29 1998-08-13 株式会社日立製作所 半導体集積回路装置の製造方法および製造装置
JPH07142545A (ja) * 1993-11-22 1995-06-02 Matsushita Electric Ind Co Ltd フリップチップ部品の実装装置
JPH09300093A (ja) * 1996-05-16 1997-11-25 Oki Electric Ind Co Ltd 半田接合方法及び装置
JPH10187979A (ja) * 1996-12-27 1998-07-21 Canon Inc 複数部材の位置合わせ方法および装置
WO1998033366A1 (en) * 1997-01-29 1998-07-30 Kabushiki Kaisha Toshiba Method and device for manufacturing multilayered wiring board and wiring board
JP3705892B2 (ja) * 1997-04-08 2005-10-12 松下電器産業株式会社 バンプ高さ矯正方法
JPH11170374A (ja) * 1997-10-09 1999-06-29 Hitachi Koki Co Ltd 合成樹脂成形部材の接着方法
JP3526731B2 (ja) * 1997-10-08 2004-05-17 沖電気工業株式会社 半導体装置およびその製造方法
JP3326382B2 (ja) * 1998-03-26 2002-09-24 松下電器産業株式会社 半導体装置の製造方法
JP2002299546A (ja) * 2001-04-04 2002-10-11 Sony Corp チップ状電子部品及びその製造方法、並びにその製造に用いる疑似ウエーハ及びその製造方法
JP2003204031A (ja) * 2002-01-09 2003-07-18 Sony Corp 電子部品及び電子部品の製造方法
JP2003209140A (ja) * 2002-01-16 2003-07-25 Sony Corp 部品の転写方法及びその実装方法、転写用基板並びに実装構造
JP4048783B2 (ja) * 2002-01-18 2008-02-20 ソニー株式会社 電子装置の製造方法
JP2004111675A (ja) * 2002-09-19 2004-04-08 Sony Corp 実装方法
JP3751972B2 (ja) * 2003-12-02 2006-03-08 有限会社ボンドテック 接合方法及びこの方法により作成されるデバイス並びに表面活性化装置及びこの装置を備えた接合装置
JP2005294824A (ja) * 2004-03-12 2005-10-20 Bondotekku:Kk 真空中での超音波接合方法及び装置
WO2006077739A1 (ja) * 2004-12-28 2006-07-27 Mitsumasa Koyanagi 自己組織化機能を用いた集積回路装置の製造方法及び製造装置
JP2006245190A (ja) * 2005-03-02 2006-09-14 Matsushita Electric Ind Co Ltd 半田バンプの形成方法
JP4745073B2 (ja) * 2006-02-03 2011-08-10 シチズン電子株式会社 表面実装型発光素子の製造方法
JP4400623B2 (ja) * 2007-01-24 2010-01-20 エプソンイメージングデバイス株式会社 実装構造体、電気光学装置及び電子機器
JP4859705B2 (ja) * 2007-02-28 2012-01-25 東レエンジニアリング株式会社 実装方法
JP4699494B2 (ja) * 2008-04-24 2011-06-08 シャープ株式会社 Ｉｃチップ実装パッケージ、及びこれを備えた画像表示装置
JP2010219101A (ja) * 2009-03-13 2010-09-30 Casio Computer Co Ltd 電子部品実装構造、ヘッド、マウンタ及び電子部品実装構造の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI841852B (zh) * 2020-06-30 2024-05-11 日商芝浦機械電子裝置股份有限公司 安裝裝置及安裝方法

Also Published As

Publication number Publication date
JP2017135397A (ja) 2017-08-03
WO2012133760A1 (ja) 2012-10-04
JPWO2012133760A1 (ja) 2014-07-28
JP6383449B2 (ja) 2018-08-29

Similar Documents

Publication Publication Date Title
JP6383449B2 (ja) 電子部品実装方法および電子部品実装システム
JP4785937B2 (ja) 半導体装置の製造方法
KR102103811B1 (ko) 칩 온 웨이퍼 접합 방법 및 접합 장치, 및 칩과 웨이퍼를 포함하는 구조체
US11587860B2 (en) Method of forming thin die stack assemblies
JP4330821B2 (ja) 半導体装置の製造方法
KR20070098623A (ko) 반도체 장치의 제조 방법
JP5843275B2 (ja) アライメント装置およびアライメント方法
KR20180037238A (ko) 반도체 장치 및 그 제조 방법
CN112447620B (zh) 半导体装置及其制造方法
TWI692044B (zh) 封裝裝置以及半導體裝置的製造方法
US8642390B2 (en) Tape residue-free bump area after wafer back grinding
WO2021084902A1 (ja) チップ付き基板の製造方法、及び基板処理装置
WO2016158935A1 (ja) 半導体装置の製造方法、半導体実装装置および半導体装置の製造方法で製造されたメモリデバイス
TW200305233A (en) Semiconductor bonding method and multilayer semiconductor produced by the method
US8409927B1 (en) Methods for fabricating integrated circuit systems including high reliability die under-fill
JP7208847B2 (ja) チップ転写板ならびに半導体チップ積層方法および半導体装置の製造方法
JP2009049051A (ja) 半導体基板の接合方法及びそれにより製造された積層体
JP2007266191A (ja) ウェハ処理方法
JP6412376B2 (ja) チップと基板との接合方法、チップと基板との仮接合装置、チップ実装システム
CN113053760A (zh) 封装方法
JP2012028664A (ja) 半導体装置の製造方法
JP6536024B2 (ja) 半導体デバイスの製造方法及び半導体デバイス
TWI747585B (zh) 顯示裝置的製造方法
JP2015220291A (ja) 半導体装置及びその製造方法
CN115172192A (zh) 一种多芯粒晶圆级集成的混合键合方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150324

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160628

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160823

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20161220

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170315

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20170323

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170418

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170427

R150 Certificate of patent or registration of utility model

Ref document number: 6149277

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250