JP6124668B2 - 薄膜トランジスタ基板およびその製造方法 - Google Patents

薄膜トランジスタ基板およびその製造方法 Download PDF

Info

Publication number
JP6124668B2
JP6124668B2 JP2013093330A JP2013093330A JP6124668B2 JP 6124668 B2 JP6124668 B2 JP 6124668B2 JP 2013093330 A JP2013093330 A JP 2013093330A JP 2013093330 A JP2013093330 A JP 2013093330A JP 6124668 B2 JP6124668 B2 JP 6124668B2
Authority
JP
Japan
Prior art keywords
electrode
film
drain electrode
insulating film
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013093330A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014215485A5 (enExample
JP2014215485A (ja
Inventor
顕祐 長山
顕祐 長山
井上 和式
和式 井上
伊藤 康悦
康悦 伊藤
展昭 石賀
展昭 石賀
津村 直樹
直樹 津村
矢野 伸一
伸一 矢野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2013093330A priority Critical patent/JP6124668B2/ja
Priority to US14/255,167 priority patent/US9190420B2/en
Publication of JP2014215485A publication Critical patent/JP2014215485A/ja
Priority to US14/839,470 priority patent/US9343487B2/en
Publication of JP2014215485A5 publication Critical patent/JP2014215485A5/ja
Application granted granted Critical
Publication of JP6124668B2 publication Critical patent/JP6124668B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/021Manufacture or treatment of multiple TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441Interconnections, e.g. scanning lines
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/451Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/481Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs integrated with passive devices, e.g. auxiliary capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00Subject matter not provided for in other groups of this subclass

Landscapes

  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
JP2013093330A 2013-04-26 2013-04-26 薄膜トランジスタ基板およびその製造方法 Active JP6124668B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2013093330A JP6124668B2 (ja) 2013-04-26 2013-04-26 薄膜トランジスタ基板およびその製造方法
US14/255,167 US9190420B2 (en) 2013-04-26 2014-04-17 Thin film transistor substrate and manufacturing method thereof
US14/839,470 US9343487B2 (en) 2013-04-26 2015-08-28 Thin film transistor substrate and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013093330A JP6124668B2 (ja) 2013-04-26 2013-04-26 薄膜トランジスタ基板およびその製造方法

Publications (3)

Publication Number Publication Date
JP2014215485A JP2014215485A (ja) 2014-11-17
JP2014215485A5 JP2014215485A5 (enExample) 2016-06-16
JP6124668B2 true JP6124668B2 (ja) 2017-05-10

Family

ID=51788529

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013093330A Active JP6124668B2 (ja) 2013-04-26 2013-04-26 薄膜トランジスタ基板およびその製造方法

Country Status (2)

Country Link
US (2) US9190420B2 (enExample)
JP (1) JP6124668B2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6124668B2 (ja) * 2013-04-26 2017-05-10 三菱電機株式会社 薄膜トランジスタ基板およびその製造方法
JPWO2015045213A1 (ja) * 2013-09-30 2017-03-09 株式会社Joled 薄膜トランジスタ基板及びその製造方法
CN104037126A (zh) * 2014-05-16 2014-09-10 京东方科技集团股份有限公司 一种阵列基板的制备方法、阵列基板和显示装置
CN104216186B (zh) * 2014-08-15 2018-01-26 京东方科技集团股份有限公司 阵列基板及其制造方法、显示装置
JP6422310B2 (ja) * 2014-11-12 2018-11-14 三菱電機株式会社 薄膜トランジスタ基板、その製造方法、及び、液晶表示装置
JP6501514B2 (ja) * 2014-12-24 2019-04-17 三菱電機株式会社 薄膜トランジスタ基板およびその製造方法
WO2016104216A1 (ja) * 2014-12-26 2016-06-30 シャープ株式会社 半導体装置、表示装置および半導体装置の製造方法
JP6279106B2 (ja) * 2015-01-08 2018-02-14 三菱電機株式会社 薄膜トランジスタ基板、薄膜トランジスタ基板の製造方法、液晶表示装置
JP6478819B2 (ja) * 2015-06-04 2019-03-06 三菱電機株式会社 薄膜トランジスタ基板およびその製造方法
JP6671155B2 (ja) * 2015-11-26 2020-03-25 三菱電機株式会社 薄膜トランジスタ基板
JP6967371B2 (ja) 2017-05-26 2021-11-17 株式会社ジャパンディスプレイ アクティブマトリクス基板
KR102506035B1 (ko) * 2017-12-27 2023-03-03 엘지디스플레이 주식회사 전계발광 표시장치
JP2019169660A (ja) * 2018-03-26 2019-10-03 三菱電機株式会社 薄膜トランジスタ基板、表示装置、および、薄膜トランジスタ基板の製造方法
KR20240159710A (ko) * 2023-04-27 2024-11-06 삼성디스플레이 주식회사 표시 패널 및 이의 제조 방법

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0687466B2 (ja) * 1988-07-13 1994-11-02 株式会社精工舎 シリコン薄膜トランジスタおよびシリコン薄膜トランジスタの製造方法
DE69108062T2 (de) * 1990-01-17 1995-07-20 Toshiba Kawasaki Kk Flüssigkristall-Anzeigevorrichtung mit aktiver Matrix.
US6313889B1 (en) * 1993-03-04 2001-11-06 Samsung Electronics Co., Ltd. Matrix-type display device capable of being repaired in pixel unit
JP3197723B2 (ja) * 1993-11-29 2001-08-13 三洋電機株式会社 液晶表示装置
JP2555987B2 (ja) 1994-06-23 1996-11-20 日本電気株式会社 アクティブマトリクス基板
JP3413000B2 (ja) * 1996-01-25 2003-06-03 株式会社東芝 アクティブマトリックス液晶パネル
US6449026B1 (en) 1999-06-25 2002-09-10 Hyundai Display Technology Inc. Fringe field switching liquid crystal display and method for manufacturing the same
US6654073B1 (en) * 1999-09-01 2003-11-25 Nec Lcd Technologies, Ltd. Liquid crystal display having storage capacitance electrodes and method of fabricating the same
JP3430097B2 (ja) * 1999-12-22 2003-07-28 日本電気株式会社 薄膜トランジスタアレイ基板の製造方法
JP4951834B2 (ja) 2001-09-19 2012-06-13 日本電気株式会社 薄膜トランジスタ
JP4248848B2 (ja) * 2002-11-12 2009-04-02 奇美電子股▲ふん▼有限公司 液晶表示セルおよび液晶ディスプレイ
JP2004318086A (ja) * 2003-03-31 2004-11-11 Fujitsu Display Technologies Corp 薄膜トランジスタ基板およびそのリペア方法
JP4483235B2 (ja) 2003-09-01 2010-06-16 カシオ計算機株式会社 トランジスタアレイ基板の製造方法及びトランジスタアレイ基板
JP4522145B2 (ja) * 2004-05-25 2010-08-11 シャープ株式会社 表示装置用基板、その製造方法及び表示装置
KR100603349B1 (ko) 2004-06-17 2006-07-20 삼성에스디아이 주식회사 박막 트랜지스터, 이를 제조한 방법 및 이를 구비하는평판 디스플레이 장치
JP4720139B2 (ja) * 2004-09-30 2011-07-13 ソニー株式会社 液晶表示パネル
KR20060069080A (ko) * 2004-12-17 2006-06-21 삼성전자주식회사 박막 트랜지스터 표시판 및 이를 포함하는 액정 표시 장치
JP4829501B2 (ja) * 2005-01-06 2011-12-07 シャープ株式会社 液晶表示装置
JP4716782B2 (ja) * 2005-05-24 2011-07-06 シャープ株式会社 液晶表示装置及びその製造方法
KR20070014579A (ko) * 2005-07-29 2007-02-01 삼성전자주식회사 유기 박막 트랜지스터 표시판 및 그 제조 방법
JP5006598B2 (ja) 2005-09-16 2012-08-22 キヤノン株式会社 電界効果型トランジスタ
JP4285533B2 (ja) * 2006-12-04 2009-06-24 エプソンイメージングデバイス株式会社 液晶表示装置及びその製造方法
JP4903230B2 (ja) * 2007-01-17 2012-03-28 シャープ株式会社 液晶表示パネル及び液晶表示装置
WO2008149569A1 (ja) * 2007-06-06 2008-12-11 Sharp Kabushiki Kaisha 表示装置ならびにその駆動方法
JP2009180981A (ja) * 2008-01-31 2009-08-13 Mitsubishi Electric Corp アクティブマトリックス基板及びその製造方法
JP4626664B2 (ja) * 2008-03-31 2011-02-09 カシオ計算機株式会社 液晶表示装置
US8264630B2 (en) * 2008-04-11 2012-09-11 Sharp Kabushiki Kaisha Active matrix substrate and liquid crystal display device
KR101472771B1 (ko) * 2008-12-01 2014-12-15 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
TWI633371B (zh) * 2008-12-03 2018-08-21 半導體能源研究所股份有限公司 液晶顯示裝置
US20120043543A1 (en) * 2009-04-17 2012-02-23 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method therefor
WO2011004723A1 (en) * 2009-07-10 2011-01-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method the same
US8933452B2 (en) * 2009-11-30 2015-01-13 Sharp Kabushiki Kaisha Active matrix substrate, production method, and display device
WO2011132351A1 (ja) * 2010-04-21 2011-10-27 シャープ株式会社 半導体素子、半導体素子の製造方法、アクティブマトリクス基板及び表示装置
JP5418421B2 (ja) * 2010-06-21 2014-02-19 カシオ計算機株式会社 液晶表示素子
WO2012077586A1 (ja) * 2010-12-10 2012-06-14 シャープ株式会社 液晶表示パネル用アレイ基板
JP2012129444A (ja) * 2010-12-17 2012-07-05 Mitsubishi Electric Corp アクティブマトリックス基板、及び液晶装置
WO2012111476A1 (ja) * 2011-02-14 2012-08-23 シャープ株式会社 表示装置およびその駆動方法
KR101425064B1 (ko) * 2011-06-09 2014-08-01 엘지디스플레이 주식회사 산화물 박막 트랜지스터 및 그 제조방법
US8773627B2 (en) * 2011-10-07 2014-07-08 Japan Display West Inc. Liquid crystal display device and method for manufacturing liquid crystal display device
JP6124668B2 (ja) * 2013-04-26 2017-05-10 三菱電機株式会社 薄膜トランジスタ基板およびその製造方法

Also Published As

Publication number Publication date
US9343487B2 (en) 2016-05-17
US20150372027A1 (en) 2015-12-24
US9190420B2 (en) 2015-11-17
US20140319515A1 (en) 2014-10-30
JP2014215485A (ja) 2014-11-17

Similar Documents

Publication Publication Date Title
JP6124668B2 (ja) 薄膜トランジスタ基板およびその製造方法
JP6103854B2 (ja) 薄膜トランジスタ基板
JP6437126B2 (ja) 薄膜トランジスタ基板およびその製造方法
US9911765B2 (en) Thin film transistor substrate including thin film transistor formed of oxide semiconductor and method for manufacturing the same
JP6785563B2 (ja) 非線形素子、アレイ基板、およびアレイ基板の製造方法
CN103091915A (zh) 布线构造、包括它的薄膜晶体管阵列基板及显示装置
JP5214858B2 (ja) Tftアレイ基板及びその製造方法
JP6025595B2 (ja) 薄膜トランジスタの製造方法
JP6422310B2 (ja) 薄膜トランジスタ基板、その製造方法、及び、液晶表示装置
JP6180200B2 (ja) アクティブマトリクス基板およびその製造方法
JP6120794B2 (ja) 薄膜トランジスタ基板およびその製造方法
US9929186B2 (en) Thin film transistor substrate and method for manufacturing the same
JP6768462B2 (ja) 薄膜トランジスタ、薄膜トランジスタ基板、液晶表示装置、及び、薄膜トランジスタの製造方法
JP6671155B2 (ja) 薄膜トランジスタ基板
JP2015220387A (ja) 表示用パネル基板、表示パネル、表示装置、および表示用パネル基板の製造方法
JP2016115907A (ja) 薄膜トランジスタ及びその製造方法、アレイ基板並びに液晶表示装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160420

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160420

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170222

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170307

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170404

R150 Certificate of patent or registration of utility model

Ref document number: 6124668

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250