JP4982921B2 - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法 Download PDF

Info

Publication number
JP4982921B2
JP4982921B2 JP2001059948A JP2001059948A JP4982921B2 JP 4982921 B2 JP4982921 B2 JP 4982921B2 JP 2001059948 A JP2001059948 A JP 2001059948A JP 2001059948 A JP2001059948 A JP 2001059948A JP 4982921 B2 JP4982921 B2 JP 4982921B2
Authority
JP
Japan
Prior art keywords
insulating film
region
semiconductor device
resistance element
resistance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001059948A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002261244A (ja
JP2002261244A5 (enExample
Inventor
啓之 網城
敏夫 熊本
元繁 五十嵐
健司 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2001059948A priority Critical patent/JP4982921B2/ja
Priority to US09/960,495 priority patent/US7045865B2/en
Publication of JP2002261244A publication Critical patent/JP2002261244A/ja
Priority to US11/384,244 priority patent/US20060175679A1/en
Priority to US12/007,496 priority patent/US7821078B2/en
Publication of JP2002261244A5 publication Critical patent/JP2002261244A5/ja
Priority to US12/891,214 priority patent/US8089136B2/en
Application granted granted Critical
Publication of JP4982921B2 publication Critical patent/JP4982921B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10Integrated device layouts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/201Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
    • H10D84/204Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
    • H10D84/209Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • H10D84/817Combinations of field-effect devices and resistors only

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2001059948A 2001-03-05 2001-03-05 半導体装置及びその製造方法 Expired - Fee Related JP4982921B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2001059948A JP4982921B2 (ja) 2001-03-05 2001-03-05 半導体装置及びその製造方法
US09/960,495 US7045865B2 (en) 2001-03-05 2001-09-24 Semiconductor device with resistor elements formed on insulating film
US11/384,244 US20060175679A1 (en) 2001-03-05 2006-03-21 Semiconductor device and method for manufacturing the same
US12/007,496 US7821078B2 (en) 2001-03-05 2008-01-11 Semiconductor device having resistor elements and method for manufacturing the same
US12/891,214 US8089136B2 (en) 2001-03-05 2010-09-27 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001059948A JP4982921B2 (ja) 2001-03-05 2001-03-05 半導体装置及びその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012036588A Division JP5582154B2 (ja) 2012-02-22 2012-02-22 半導体装置及び半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2002261244A JP2002261244A (ja) 2002-09-13
JP2002261244A5 JP2002261244A5 (enExample) 2008-04-24
JP4982921B2 true JP4982921B2 (ja) 2012-07-25

Family

ID=18919443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001059948A Expired - Fee Related JP4982921B2 (ja) 2001-03-05 2001-03-05 半導体装置及びその製造方法

Country Status (2)

Country Link
US (4) US7045865B2 (enExample)
JP (1) JP4982921B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012124526A (ja) * 2012-02-22 2012-06-28 Renesas Electronics Corp 半導体装置及びその製造方法

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4982921B2 (ja) * 2001-03-05 2012-07-25 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
US20040235258A1 (en) * 2003-05-19 2004-11-25 Wu David Donggang Method of forming resistive structures
US7135376B2 (en) * 2003-12-24 2006-11-14 Oki Electric Industry Co., Ltd. Resistance dividing circuit and manufacturing method thereof
KR100607806B1 (ko) * 2004-12-31 2006-08-02 동부일렉트로닉스 주식회사 직류 컨버터의 출력 이득 균일도 개선 방법
KR101275682B1 (ko) * 2005-04-26 2013-06-17 르네사스 일렉트로닉스 가부시키가이샤 반도체 장치 및 그 제조 방법 및 반도체 제조용 마스크, 광 근접 처리 방법
US7920403B2 (en) * 2005-07-27 2011-04-05 Taiwan Semiconductor Manufacturing Co., Ltd. ROM cell array structure
JP4991134B2 (ja) 2005-09-15 2012-08-01 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP2007250705A (ja) * 2006-03-15 2007-09-27 Nec Electronics Corp 半導体集積回路装置及びダミーパターンの配置方法
JP5005241B2 (ja) 2006-03-23 2012-08-22 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
JP2009016686A (ja) * 2007-07-06 2009-01-22 Toshiba Corp 高周波用トランジスタ
US8598630B2 (en) * 2008-10-06 2013-12-03 Taiwan Semiconductor Manufacturing Company, Ltd. Photo alignment mark for a gate last process
JP2010109233A (ja) * 2008-10-31 2010-05-13 Renesas Technology Corp 半導体装置
JP5601026B2 (ja) * 2010-05-21 2014-10-08 富士通セミコンダクター株式会社 半導体装置の製造方法
JP5554736B2 (ja) 2011-03-09 2014-07-23 ルネサスエレクトロニクス株式会社 半導体装置
US9202914B2 (en) 2012-03-14 2015-12-01 United Microelectronics Corporation Semiconductor device and method for fabricating the same
JP2014220491A (ja) * 2013-04-09 2014-11-20 富士電機株式会社 薄膜抵抗体群およびそれを内蔵した多層配線基板
US9379175B2 (en) 2013-12-26 2016-06-28 Mediatek Inc. Integrated circuits and fabrication methods thereof
US9761461B2 (en) * 2014-04-16 2017-09-12 Cirrus Logic, Inc. Systems and methods for fabricating a polycrystaline semiconductor resistor on a semiconductor substrate
US9911727B2 (en) 2015-03-16 2018-03-06 Taiwan Semiconductor Manufacturing Company, Ltd. Strapping structure of memory circuit
US10340395B2 (en) * 2017-05-01 2019-07-02 Qualcomm Incorporated Semiconductor variable capacitor using threshold implant region
CN110739301B (zh) * 2019-09-11 2021-11-16 芯创智(北京)微电子有限公司 一种扩散电阻的版图结构
TWI809384B (zh) * 2020-04-28 2023-07-21 台灣積體電路製造股份有限公司 積體電路結構及其形成方法
US12414311B2 (en) * 2020-04-28 2025-09-09 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit with feol resistor
JP2022020311A (ja) * 2020-07-20 2022-02-01 ソニーセミコンダクタソリューションズ株式会社 電子回路
US12249601B2 (en) * 2020-07-29 2025-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit device, method, layout, and system
US20220238516A1 (en) * 2021-01-25 2022-07-28 Yanbiao Pan Polysilicon resistor using reduced grain size polysilicon

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4384299A (en) * 1976-10-29 1983-05-17 Massachusetts Institute Of Technology Capacitor memory and methods for reading, writing, and fabricating capacitor memories
JPS5910581B2 (ja) * 1977-12-01 1984-03-09 富士通株式会社 半導体装置の製造方法
US5135882A (en) * 1989-07-31 1992-08-04 Micron Technology, Inc. Technique for forming high-value inter-nodal coupling resistance for rad-hard applications in a double-poly, salicide process using local interconnect
US5418174A (en) * 1992-06-26 1995-05-23 Sgs-Thomson Microelectronics, Inc. Method of forming radiation hard integrated circuits
US5773871A (en) * 1993-06-24 1998-06-30 Northern Telecom Limited Integrated circuit structure and method of fabrication thereof
US5665633A (en) * 1995-04-06 1997-09-09 Motorola, Inc. Process for forming a semiconductor device having field isolation
JPH0964279A (ja) 1995-08-28 1997-03-07 Hitachi Ltd 半導体集積回路装置
CA2179246C (en) * 1995-09-20 2000-10-24 Pmc-Sierra Ltd. Polysilicon defined diffused resistor
JPH10223750A (ja) * 1997-02-06 1998-08-21 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
DE69738012T2 (de) * 1996-11-26 2007-12-13 Matsushita Electric Industrial Co., Ltd., Kadoma Halbleitervorrichtung und deren Herstellungsverfahren
US5795807A (en) * 1996-12-20 1998-08-18 Advanced Micro Devices Semiconductor device having a group of high performance transistors and method of manufacture thereof
US6284599B1 (en) * 1997-12-23 2001-09-04 Texas Instruments Incorporated Method to fabricate a semiconductor resistor in embedded flash memory application
US6165861A (en) * 1998-09-14 2000-12-26 Taiwan Semiconductor Manufacturing Company Integrated circuit polysilicon resistor having a silicide extension to achieve 100% metal shielding from hydrogen intrusion
JP3023355B1 (ja) * 1998-12-25 2000-03-21 松下電器産業株式会社 半導体装置及びその製造方法
JP3348070B2 (ja) * 1999-04-21 2002-11-20 松下電器産業株式会社 半導体装置の製造方法
US6436747B1 (en) * 1999-04-21 2002-08-20 Matsushita Electtric Industrial Co., Ltd. Method of fabricating semiconductor device
US6232104B1 (en) * 1999-08-17 2001-05-15 Dade Behring Inc. Detection of differences in nucleic acids by inhibition of spontaneous DNA branch migration
TW471163B (en) * 2000-08-17 2002-01-01 United Microelectronics Corp Manufacturing method and structure of thin film resistor having a high resistance value
US6365481B1 (en) * 2000-09-13 2002-04-02 Advanced Micro Devices, Inc. Isotropic resistor protect etch to aid in residue removal
US6958523B2 (en) * 2000-09-15 2005-10-25 Texas Instruments Incorporated On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits
JP2002184944A (ja) * 2000-12-12 2002-06-28 Mitsubishi Electric Corp 半導体装置
JP4982921B2 (ja) * 2001-03-05 2012-07-25 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
JP4803898B2 (ja) * 2001-05-17 2011-10-26 ルネサスエレクトロニクス株式会社 半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012124526A (ja) * 2012-02-22 2012-06-28 Renesas Electronics Corp 半導体装置及びその製造方法

Also Published As

Publication number Publication date
US20020123202A1 (en) 2002-09-05
US7821078B2 (en) 2010-10-26
US20060175679A1 (en) 2006-08-10
US20110012231A1 (en) 2011-01-20
US7045865B2 (en) 2006-05-16
JP2002261244A (ja) 2002-09-13
US20080116526A1 (en) 2008-05-22
US8089136B2 (en) 2012-01-03

Similar Documents

Publication Publication Date Title
US7821078B2 (en) Semiconductor device having resistor elements and method for manufacturing the same
JP4836304B2 (ja) 半導体装置
US6346736B1 (en) Trench isolated semiconductor device
KR100557994B1 (ko) 매립 확장 콘택홀을 갖는 반도체 장치 및 그 제조방법
KR20060124385A (ko) 반도체 소자의 제조 방법
KR100272166B1 (ko) 소자분리영역에 형성된 더미 도전층을 갖춘반도체소자 및 그제조방법
US6555463B2 (en) Methods of fabricating buried digit lines
JP4161195B2 (ja) 半導体素子の製造方法および半導体素子
KR100652231B1 (ko) 반도체 장치 및 그 제조방법
JP4785623B2 (ja) 半導体装置及びその製造方法
JP5582154B2 (ja) 半導体装置及び半導体装置の製造方法
JP6036896B2 (ja) 半導体装置及びその製造方法
JPH1027799A (ja) 半導体装置及びその製造方法
KR100590201B1 (ko) 자기정렬 콘택 패드의 제조 방법
JP2014187377A (ja) 半導体装置及びその製造方法
JP4218926B2 (ja) 半導体装置及びその製造方法
JP3502362B2 (ja) 半導体装置およびそのレイアウト方法
KR100450665B1 (ko) 정렬여유도를 증가시키는 자기정렬콘택 패드를 갖는 반도체소자
US8692379B2 (en) Integrated circuit connector access region
JPH0451528A (ja) 半導体装置及びその製造方法
KR20050000044A (ko) 트렌치형 얼라인 키와 커패시터를 포함하는 반도체 소자의제조방법
KR20050083453A (ko) 저항소자를 구비하는 비휘발성 메모리 소자의 형성 방법
KR20040002120A (ko) 인덕터 및 그 제조방법
KR20030056001A (ko) 반도체 소자 및 그 제조방법
KR20000004453A (ko) 반도체장치의 제조방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080304

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080304

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100521

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110729

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110920

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111102

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20111122

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120222

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20120229

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120327

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120409

R150 Certificate of patent or registration of utility model

Ref document number: 4982921

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150511

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees