JP3934719B2 - 光近接効果補正方法 - Google Patents
光近接効果補正方法 Download PDFInfo
- Publication number
- JP3934719B2 JP3934719B2 JP33963696A JP33963696A JP3934719B2 JP 3934719 B2 JP3934719 B2 JP 3934719B2 JP 33963696 A JP33963696 A JP 33963696A JP 33963696 A JP33963696 A JP 33963696A JP 3934719 B2 JP3934719 B2 JP 3934719B2
- Authority
- JP
- Japan
- Prior art keywords
- correction
- pattern
- optical proximity
- area
- proximity effect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
- G03F7/70441—Optical proximity correction [OPC]
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S430/00—Radiation imagery chemistry: process, composition, or product thereof
- Y10S430/143—Electron beam
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP33963696A JP3934719B2 (ja) | 1995-12-22 | 1996-12-19 | 光近接効果補正方法 |
| US08/771,252 US5879844A (en) | 1995-12-22 | 1996-12-20 | Optical proximity correction method |
| US09/239,770 US6077310A (en) | 1995-12-22 | 1999-01-29 | Optical proximity correction system |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP33545095 | 1995-12-22 | ||
| JP7-335450 | 1995-12-22 | ||
| JP8-68829 | 1996-03-25 | ||
| JP6882996 | 1996-03-25 | ||
| JP33963696A JP3934719B2 (ja) | 1995-12-22 | 1996-12-19 | 光近接効果補正方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005302095A Division JP4006013B2 (ja) | 1995-12-22 | 2005-10-17 | 光近接効果補正方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH09319067A JPH09319067A (ja) | 1997-12-12 |
| JPH09319067A5 JPH09319067A5 (https=) | 2004-11-18 |
| JP3934719B2 true JP3934719B2 (ja) | 2007-06-20 |
Family
ID=27299867
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP33963696A Expired - Fee Related JP3934719B2 (ja) | 1995-12-22 | 1996-12-19 | 光近接効果補正方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US5879844A (https=) |
| JP (1) | JP3934719B2 (https=) |
Families Citing this family (296)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3934719B2 (ja) * | 1995-12-22 | 2007-06-20 | 株式会社東芝 | 光近接効果補正方法 |
| US6078738A (en) * | 1997-05-08 | 2000-06-20 | Lsi Logic Corporation | Comparing aerial image to SEM of photoresist or substrate pattern for masking process characterization |
| US6578188B1 (en) * | 1997-09-17 | 2003-06-10 | Numerical Technologies, Inc. | Method and apparatus for a network-based mask defect printability analysis system |
| US6453452B1 (en) * | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
| US6370679B1 (en) | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
| US7617474B2 (en) * | 1997-09-17 | 2009-11-10 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
| US6470489B1 (en) * | 1997-09-17 | 2002-10-22 | Numerical Technologies, Inc. | Design rule checking system and method |
| US7093229B2 (en) * | 1997-09-17 | 2006-08-15 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
| US6243855B1 (en) * | 1997-09-30 | 2001-06-05 | Kabushiki Kaisha Toshiba | Mask data design method |
| JP4076644B2 (ja) * | 1997-12-05 | 2008-04-16 | 株式会社ルネサステクノロジ | パターン歪検出装置及び検出方法 |
| JP3895851B2 (ja) * | 1997-12-09 | 2007-03-22 | 株式会社東芝 | マスクパターン補正方法 |
| US6175953B1 (en) * | 1998-03-03 | 2001-01-16 | Lsi Logic Corporation | Method and apparatus for general systematic application of proximity correction |
| US6499003B2 (en) * | 1998-03-03 | 2002-12-24 | Lsi Logic Corporation | Method and apparatus for application of proximity correction with unitary segmentation |
| US6022644A (en) * | 1998-03-18 | 2000-02-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mask containing subresolution line to minimize proximity effect of contact hole |
| US6128067A (en) * | 1998-04-28 | 2000-10-03 | Kabushiki Kaisha Toshiba | Correcting method and correcting system for mask pattern |
| US6277542B1 (en) * | 1998-06-05 | 2001-08-21 | Nikon Corporation | Charged-particle-beam projection-exposure methods exhibiting more uniform beam-current density |
| US6466314B1 (en) * | 1998-09-17 | 2002-10-15 | Applied Materials, Inc. | Reticle design inspection system |
| US6214494B1 (en) * | 1998-10-07 | 2001-04-10 | International Business Machines Corporation | Serif mask design methodology based on enhancing high spatial frequency contribution for improved printability |
| JP2000131824A (ja) * | 1998-10-28 | 2000-05-12 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
| JP2000162758A (ja) | 1998-11-30 | 2000-06-16 | Matsushita Electric Ind Co Ltd | 光学的近接効果補正方法 |
| JP2000242408A (ja) * | 1998-12-04 | 2000-09-08 | Canon Inc | 座標補正装置、座標補正用パラメータ算出装置、座標補正方法、座標補正用パラメータ算出方法、及び座標補正制御プログラムを格納した記憶媒体、及び座標補正用パラメータ算出プログラムを格納した記憶媒体 |
| US6374396B1 (en) * | 1998-12-04 | 2002-04-16 | Micron Technology, Inc. | Correction of field effects in photolithography |
| US6691297B1 (en) | 1999-03-04 | 2004-02-10 | Matsushita Electric Industrial Co., Ltd. | Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI |
| US6044007A (en) * | 1999-03-24 | 2000-03-28 | Advanced Micro Devices, Inc. | Modification of mask layout data to improve writeability of OPC |
| US6401236B1 (en) * | 1999-04-05 | 2002-06-04 | Micron Technology Inc. | Method to eliminate side lobe printing of attenuated phase shift |
| US6120953A (en) * | 1999-04-23 | 2000-09-19 | United Microelectronics Corp. | Method of optical proximity correction |
| US6301697B1 (en) | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
| US6467076B1 (en) * | 1999-04-30 | 2002-10-15 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design |
| US6883158B1 (en) * | 1999-05-20 | 2005-04-19 | Micronic Laser Systems Ab | Method for error reduction in lithography |
| US6214497B1 (en) * | 1999-06-29 | 2001-04-10 | Micron Technology, Inc. | Method to eliminate side lobe printing of attenuated phase shift masks |
| US6373071B1 (en) | 1999-06-30 | 2002-04-16 | Applied Materials, Inc. | Real-time prediction of proximity resist heating and correction of raster scan electron beam lithography |
| JP3341730B2 (ja) * | 1999-08-20 | 2002-11-05 | 日本電気株式会社 | パターンデータ密度検査装置 |
| JP2001083689A (ja) | 1999-09-14 | 2001-03-30 | Toshiba Corp | 半導体製造用マスクのパターン補正方法およびそのパターン補正方法を記録した記録媒体 |
| DE19946753B4 (de) * | 1999-09-29 | 2005-10-06 | Siemens Ag | Verfahren zur Erkennung und Vermeidung von ätzkritischen Bereichen |
| TW419723B (en) * | 1999-10-12 | 2001-01-21 | Vanguard Int Semiconduct Corp | Method of fabricating the capacitor array and its peripheral trench mask |
| US6426269B1 (en) * | 1999-10-21 | 2002-07-30 | International Business Machines Corporation | Dummy feature reduction using optical proximity effect correction |
| US6245468B1 (en) * | 1999-10-27 | 2001-06-12 | Micron Technology, Inc. | Optical proximity correction methods, and methods of forming radiation-patterning tools |
| US6613485B2 (en) * | 1999-11-18 | 2003-09-02 | United Microelectronics Crop. | Optical proximity correction of pattern on photoresist through spacing of sub patterns |
| US6080527A (en) * | 1999-11-18 | 2000-06-27 | United Microelectronics Corp. | Optical proximity correction of L and T shaped patterns on negative photoresist |
| US6421820B1 (en) * | 1999-12-13 | 2002-07-16 | Infineon Technologies Ag | Semiconductor device fabrication using a photomask with assist features |
| JP3805936B2 (ja) * | 1999-12-28 | 2006-08-09 | 株式会社東芝 | マスクパターン補正方法及びマスクパターン作成システム |
| US6584609B1 (en) * | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
| US7120285B1 (en) * | 2000-02-29 | 2006-10-10 | Advanced Micro Devices, Inc. | Method for evaluation of reticle image using aerial image simulator |
| US6329107B1 (en) | 2000-03-15 | 2001-12-11 | International Business Machines Corporation | Method of characterizing partial coherent light illumination and its application to serif mask design |
| US6596442B1 (en) | 2000-03-23 | 2003-07-22 | International Business Machines Corporation | Asymmetric halftone biasing for sub-grid pattern adjustment |
| US6571383B1 (en) * | 2000-04-28 | 2003-05-27 | Infineon Technologies, Ag | Semiconductor device fabrication using a photomask designed using modeling and empirical testing |
| US7412676B2 (en) | 2000-06-13 | 2008-08-12 | Nicolas B Cobb | Integrated OPC verification tool |
| EP1330742B1 (en) * | 2000-06-13 | 2015-03-25 | Mentor Graphics Corporation | Integrated verification and manufacturability tool |
| US6425113B1 (en) | 2000-06-13 | 2002-07-23 | Leigh C. Anderson | Integrated verification and manufacturability tool |
| JP4077141B2 (ja) | 2000-06-30 | 2008-04-16 | 株式会社東芝 | デザインルール作成方法、デザインルール作成システム及び記録媒体 |
| JP2002083757A (ja) * | 2000-07-05 | 2002-03-22 | Mitsubishi Electric Corp | レイアウトパターンデータ補正装置、補正方法及び半導体装置の製造方法並びに記録媒体 |
| US6978436B2 (en) | 2000-07-05 | 2005-12-20 | Synopsys, Inc. | Design data format and hierarchy management for phase processing |
| US6430737B1 (en) | 2000-07-10 | 2002-08-06 | Mentor Graphics Corp. | Convergence technique for model-based optical and process correction |
| US6647137B1 (en) | 2000-07-10 | 2003-11-11 | International Business Machines Corporation | Characterizing kernel function in photolithography based on photoresist pattern |
| JP2002083873A (ja) * | 2000-07-14 | 2002-03-22 | Internatl Business Mach Corp <Ibm> | 埋め込みデカップリング・キャパシタを有する半導体デバイス |
| US6523162B1 (en) | 2000-08-02 | 2003-02-18 | Numerical Technologies, Inc. | General purpose shape-based layout processing scheme for IC layout modifications |
| JP2002056046A (ja) * | 2000-08-09 | 2002-02-20 | Fujitsu Ltd | パターンデータ検証方法及び装置 |
| JP4582877B2 (ja) * | 2000-08-09 | 2010-11-17 | 三菱電機株式会社 | Tftアレイの製造方法 |
| US6634018B2 (en) | 2000-08-24 | 2003-10-14 | Texas Instruments Incorporated | Optical proximity correction |
| US6625801B1 (en) | 2000-09-29 | 2003-09-23 | Numerical Technologies, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
| US6453457B1 (en) | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
| US6557162B1 (en) * | 2000-09-29 | 2003-04-29 | Numerical Technologies, Inc. | Method for high yield reticle formation |
| US6792590B1 (en) | 2000-09-29 | 2004-09-14 | Numerical Technologies, Inc. | Dissection of edges with projection points in a fabrication layout for correcting proximity effects |
| JP2002122977A (ja) * | 2000-10-17 | 2002-04-26 | Sony Corp | フォトマスクの作成法、フォトマスク、並びに露光方法 |
| US6584610B1 (en) | 2000-10-25 | 2003-06-24 | Numerical Technologies, Inc. | Incrementally resolved phase-shift conflicts in layouts for phase-shifted features |
| US6622288B1 (en) | 2000-10-25 | 2003-09-16 | Numerical Technologies, Inc. | Conflict sensitive compaction for resolving phase-shift conflicts in layouts for phase-shifted features |
| US6591409B2 (en) * | 2000-11-30 | 2003-07-08 | Texas Instruments Incorporated | Measuring integrated circuit layout efficiency |
| US6665856B1 (en) * | 2000-12-01 | 2003-12-16 | Numerical Technologies, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
| US6653026B2 (en) | 2000-12-20 | 2003-11-25 | Numerical Technologies, Inc. | Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting mask |
| US6395438B1 (en) | 2001-01-08 | 2002-05-28 | International Business Machines Corporation | Method of etch bias proximity correction |
| US6578190B2 (en) * | 2001-01-11 | 2003-06-10 | International Business Machines Corporation | Process window based optical proximity correction of lithographic images |
| TW466586B (en) * | 2001-01-17 | 2001-12-01 | United Microelectronics Corp | Unlanded process |
| TW519746B (en) * | 2001-01-26 | 2003-02-01 | Timbre Tech Inc | System and method for characterizing macro-grating test patterns in advanced lithography and etch processes |
| US6433878B1 (en) * | 2001-01-29 | 2002-08-13 | Timbre Technology, Inc. | Method and apparatus for the determination of mask rules using scatterometry |
| US6901574B2 (en) * | 2001-02-09 | 2005-05-31 | Lacour Patrick J. | Data management method for mask writing |
| US6792591B2 (en) * | 2001-02-28 | 2004-09-14 | Asml Masktools B.V. | Method of identifying an extreme interaction pitch region, methods of designing mask patterns and manufacturing masks, device manufacturing methods and computer programs |
| JP2002303964A (ja) * | 2001-04-04 | 2002-10-18 | Sony Corp | 露光パターンの形成方法および露光パターン |
| JP3856197B2 (ja) * | 2001-04-13 | 2006-12-13 | ソニー株式会社 | Opマスクの製作方法 |
| US6505327B2 (en) | 2001-04-13 | 2003-01-07 | Numerical Technologies, Inc. | Generating an instance-based representation of a design hierarchy |
| JP4460794B2 (ja) * | 2001-04-23 | 2010-05-12 | 株式会社東芝 | 露光マスクのパターン補正方法、パターン形成方法およびプログラム |
| US7735052B2 (en) * | 2001-04-24 | 2010-06-08 | Asml Masktools Netherlands B.V. | Method of identifying an extreme interaction pitch region, methods of designing mask patterns and manufacturing masks, device manufacturing methods and computer programs |
| JP4187947B2 (ja) | 2001-04-26 | 2008-11-26 | 株式会社東芝 | パターン補正方法、パターン補正装置、およびパターン補正プログラムを記録した記録媒体 |
| JP2002328460A (ja) | 2001-04-27 | 2002-11-15 | Toshiba Corp | パターン形成方法、露光用マスクの形成方法及び露光用マスク |
| JP3909654B2 (ja) * | 2001-05-10 | 2007-04-25 | ソニー株式会社 | ルールベースopcの評価方法およびシミュレーションベースopcモデルの評価方法並びにマスクの製造方法 |
| US6789237B1 (en) * | 2001-05-11 | 2004-09-07 | Northwestern University | Efficient model order reduction via multi-point moment matching |
| DE10127547C1 (de) * | 2001-06-05 | 2003-03-20 | Infineon Technologies Ag | Verfahren zur Durchführung einer regelbasierten OPC bei gleichzeitigem Einsatz von Scatterbars |
| US6574784B1 (en) | 2001-06-14 | 2003-06-03 | George P. Lippincott | Short edge management in rule based OPC |
| US6615393B1 (en) * | 2001-06-25 | 2003-09-02 | Cypress Semiconductor Corporation | Method and apparatus for performing electrical distance check |
| JP2003017390A (ja) | 2001-06-29 | 2003-01-17 | Toshiba Corp | パターン形成方法及びパターン形成に用いるマスク |
| US6601231B2 (en) * | 2001-07-10 | 2003-07-29 | Lacour Patrick Joseph | Space classification for resolution enhancement techniques |
| US6560766B2 (en) | 2001-07-26 | 2003-05-06 | Numerical Technologies, Inc. | Method and apparatus for analyzing a layout using an instance-based representation |
| US6721928B2 (en) | 2001-07-26 | 2004-04-13 | Numerical Technologies, Inc. | Verification utilizing instance-based hierarchy management |
| US6684382B2 (en) | 2001-08-31 | 2004-01-27 | Numerical Technologies, Inc. | Microloading effect correction |
| US6738958B2 (en) | 2001-09-10 | 2004-05-18 | Numerical Technologies, Inc. | Modifying a hierarchical representation of a circuit to process composite gates |
| US6735752B2 (en) | 2001-09-10 | 2004-05-11 | Numerical Technologies, Inc. | Modifying a hierarchical representation of a circuit to process features created by interactions between cells |
| US6660436B1 (en) * | 2001-09-17 | 2003-12-09 | Taiwan Semiconductor Manufacturing Company | OPC-like repair method for attenuated phase shift masks |
| TW569295B (en) | 2001-09-29 | 2004-01-01 | Toshiba Corp | Producing method for mask pattern and manufacturing method for semiconductor device |
| US6670082B2 (en) | 2001-10-09 | 2003-12-30 | Numerical Technologies, Inc. | System and method for correcting 3D effects in an alternating phase-shifting mask |
| JP2003142584A (ja) * | 2001-11-05 | 2003-05-16 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置の設計方法 |
| JP3615182B2 (ja) * | 2001-11-26 | 2005-01-26 | 株式会社東芝 | 光近接効果補正方法及び光近接効果補正システム |
| TWI237745B (en) | 2001-12-19 | 2005-08-11 | Sony Corp | Mask pattern correction apparatus and mask pattern correction method |
| JP3708873B2 (ja) * | 2001-12-27 | 2005-10-19 | 株式会社東芝 | パターン補正方法および半導体装置の製造方法 |
| US7159197B2 (en) * | 2001-12-31 | 2007-01-02 | Synopsys, Inc. | Shape-based geometry engine to perform smoothing and other layout beautification operations |
| US7013439B2 (en) | 2002-01-31 | 2006-03-14 | Juan Andres Torres Robles | Contrast based resolution enhancing technology |
| US7293249B2 (en) | 2002-01-31 | 2007-11-06 | Juan Andres Torres Robles | Contrast based resolution enhancement for photolithographic processing |
| US6670646B2 (en) | 2002-02-11 | 2003-12-30 | Infineon Technologies Ag | Mask and method for patterning a semiconductor wafer |
| US6868537B1 (en) * | 2002-02-25 | 2005-03-15 | Xilinx, Inc. | Method of generating an IC mask using a reduced database |
| JP2003255508A (ja) * | 2002-02-28 | 2003-09-10 | Oki Electric Ind Co Ltd | マスクパターンの補正方法、フォトマスク、露光方法、半導体装置 |
| US6649452B2 (en) | 2002-02-28 | 2003-11-18 | Motorola, Inc. | Method for manufacturing a lithographic reticle for transferring an integrated circuit design to a semiconductor wafer |
| US7386433B2 (en) * | 2002-03-15 | 2008-06-10 | Synopsys, Inc. | Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout |
| US6883159B2 (en) * | 2002-03-19 | 2005-04-19 | Intel Corporation | Patterning semiconductor layers using phase shifting and assist features |
| JP3871949B2 (ja) * | 2002-03-27 | 2007-01-24 | 株式会社東芝 | マスクデータ作成装置及びマスクデータ作成方法 |
| US6944844B2 (en) * | 2002-04-03 | 2005-09-13 | Synopsys, Inc. | System and method to determine impact of line end shortening |
| US6760901B2 (en) * | 2002-04-11 | 2004-07-06 | International Business Machines Corporation | Trough adjusted optical proximity correction for vias |
| JP2003322945A (ja) * | 2002-05-01 | 2003-11-14 | Mitsubishi Electric Corp | レイアウトパターンデータの補正装置 |
| US6974650B2 (en) * | 2002-05-12 | 2005-12-13 | United Microelectronics Corp. | Method of correcting a mask layout |
| US6931613B2 (en) | 2002-06-24 | 2005-08-16 | Thomas H. Kauth | Hierarchical feature extraction for electrical interaction calculations |
| US6687895B2 (en) | 2002-07-03 | 2004-02-03 | Numerical Technologies Inc. | Method and apparatus for reducing optical proximity correction output file size |
| JP4133047B2 (ja) * | 2002-07-05 | 2008-08-13 | シャープ株式会社 | 補正マスクパターン検証装置および補正マスクパターン検証方法 |
| JP4282051B2 (ja) * | 2002-07-22 | 2009-06-17 | シャープ株式会社 | 半導体集積回路製造用マスクパターンデータ生成方法およびその検証方法 |
| US6973633B2 (en) | 2002-07-24 | 2005-12-06 | George Lippincott | Caching of lithography and etch simulation results |
| EP1385053A3 (en) * | 2002-07-26 | 2004-05-06 | ASML Masktools B.V. | Automatical optical proximity correction (OPC) rule generation |
| JP3875158B2 (ja) * | 2002-08-09 | 2007-01-31 | 株式会社東芝 | 露光装置判定システム、露光装置判定方法、露光装置判定プログラム及び半導体装置の製造方法 |
| US6792592B2 (en) * | 2002-08-30 | 2004-09-14 | Numerical Technologies, Inc. | Considering mask writer properties during the optical proximity correction process |
| US6813759B2 (en) * | 2002-09-09 | 2004-11-02 | Numerical Technologies, Inc. | Hybrid optical proximity correction for alternating aperture phase shifting designs |
| US7172838B2 (en) | 2002-09-27 | 2007-02-06 | Wilhelm Maurer | Chromeless phase mask layout generation |
| US6857109B2 (en) | 2002-10-18 | 2005-02-15 | George P. Lippincott | Short edge smoothing for enhanced scatter bar placement |
| US6854104B2 (en) | 2002-11-27 | 2005-02-08 | Lsi Logic Corporation | First approximation for OPC significant speed-up |
| US7093228B2 (en) * | 2002-12-20 | 2006-08-15 | Lsi Logic Corporation | Method and system for classifying an integrated circuit for optical proximity correction |
| US6928634B2 (en) | 2003-01-02 | 2005-08-09 | Yuri Granik | Matrix optical process correction |
| US7147975B2 (en) | 2003-02-17 | 2006-12-12 | Matsushita Electric Industrial Co., Ltd. | Photomask |
| US6777146B1 (en) | 2003-02-21 | 2004-08-17 | International Business Machines Corporation | Method of optical proximity correction with sub-resolution assists |
| US6964032B2 (en) * | 2003-02-28 | 2005-11-08 | International Business Machines Corporation | Pitch-based subresolution assist feature design |
| JP2004317718A (ja) | 2003-04-15 | 2004-11-11 | Toshiba Corp | パターン作成方法、パターン作成システム、および半導体装置の製造方法 |
| US7069535B2 (en) * | 2003-06-03 | 2006-06-27 | Lsi Logic Corporation | Optical proximity correction method using weighted priorities |
| US20050003617A1 (en) * | 2003-07-01 | 2005-01-06 | Macronix International Co., Ltd. | Template padding method for padding edges of holes on semiconductor masks |
| JP4177722B2 (ja) * | 2003-07-02 | 2008-11-05 | 株式会社東芝 | パターン補正方法、パターン補正システム、マスク製造方法、半導体装置製造方法、及びパターン補正プログラム |
| WO2005010942A2 (en) * | 2003-07-17 | 2005-02-03 | Toppan Photomasks, Inc. | Method and apparatus for calibrating a metrology tool |
| TWI237746B (en) * | 2003-07-23 | 2005-08-11 | Nanya Technology Corp | Optical proximity correction method |
| US7558419B1 (en) | 2003-08-14 | 2009-07-07 | Brion Technologies, Inc. | System and method for detecting integrated circuit pattern defects |
| JP4068531B2 (ja) | 2003-08-20 | 2008-03-26 | 株式会社東芝 | Opcを用いたパターン寸法の補正方法及び検証方法、マスクの作成方法及び半導体装置の製造方法、並びに該補正方法を実行するシステム及びプログラム |
| JP3993545B2 (ja) | 2003-09-04 | 2007-10-17 | 株式会社東芝 | パターンの作製方法、半導体装置の製造方法、パターンの作製システム、セルライブラリ、フォトマスクの製造方法 |
| US6961920B2 (en) * | 2003-09-18 | 2005-11-01 | International Business Machines Corporation | Method for interlayer and yield based optical proximity correction |
| US7003758B2 (en) * | 2003-10-07 | 2006-02-21 | Brion Technologies, Inc. | System and method for lithography simulation |
| US7073162B2 (en) | 2003-10-31 | 2006-07-04 | Mentor Graphics Corporation | Site control for OPC |
| DE10353798A1 (de) * | 2003-11-13 | 2005-06-23 | Infineon Technologies Ag | Verfahren zum Erzeugen eines Abbildungsfehler vermeidenden Maskenlayouts für eine Maske |
| US7069534B2 (en) * | 2003-12-17 | 2006-06-27 | Sahouria Emile Y | Mask creation with hierarchy management using cover cells |
| JP4247104B2 (ja) | 2003-12-18 | 2009-04-02 | 株式会社東芝 | パターン検証方法、パターン検証システム |
| US7539954B2 (en) | 2004-02-24 | 2009-05-26 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
| US7536660B2 (en) | 2004-02-24 | 2009-05-19 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
| US7234130B2 (en) | 2004-02-25 | 2007-06-19 | James Word | Long range corrections in integrated circuit layout designs |
| US7861207B2 (en) | 2004-02-25 | 2010-12-28 | Mentor Graphics Corporation | Fragmentation point and simulation site adjustment for resolution enhancement techniques |
| US7794897B2 (en) | 2004-03-02 | 2010-09-14 | Kabushiki Kaisha Toshiba | Mask pattern correcting method, mask pattern inspecting method, photo mask manufacturing method, and semiconductor device manufacturing method |
| US7533363B2 (en) * | 2004-03-29 | 2009-05-12 | Takumi Technology Corporation | System for integrated circuit layout partition and extraction for independent layout processing |
| US7487490B2 (en) * | 2004-03-30 | 2009-02-03 | Youping Zhang | System for simplifying layout processing |
| US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
| JP4476684B2 (ja) | 2004-04-28 | 2010-06-09 | 株式会社東芝 | パターン補正方法、パターン補正システム、パターン補正プログラム、マスクの作成方法、および半導体装置の製造方法 |
| US7065738B1 (en) * | 2004-05-04 | 2006-06-20 | Advanced Micro Devices, Inc. | Method of verifying an optical proximity correction (OPC) model |
| WO2005111874A2 (en) * | 2004-05-07 | 2005-11-24 | Mentor Graphics Corporation | Integrated circuit layout design methodology with process variation bands |
| JP4528558B2 (ja) | 2004-05-28 | 2010-08-18 | 株式会社東芝 | パターンのデータ作成方法、及びパターン検証手法 |
| US7240305B2 (en) | 2004-06-02 | 2007-07-03 | Lippincott George P | OPC conflict identification and edge priority system |
| JP4266189B2 (ja) | 2004-07-09 | 2009-05-20 | 株式会社東芝 | 半導体集積回路パターンの検証方法、フォトマスクの作成方法、半導体集積回路装置の製造方法、及び半導体集積回路パターンの検証方法を実現するためのプログラム |
| US7536664B2 (en) * | 2004-08-12 | 2009-05-19 | International Business Machines Corporation | Physical design system and method |
| JP2006058464A (ja) * | 2004-08-18 | 2006-03-02 | Toshiba Corp | パタン計測方法、パタン計測装置、フォトマスクの製造方法およびプログラム |
| DE102004047263B4 (de) * | 2004-09-24 | 2010-04-22 | Qimonda Ag | Verfahren zum Erzeugen eines Abbildungsfehler vermeidenden Maskenlayouts für eine Maske |
| US7228522B2 (en) * | 2004-09-29 | 2007-06-05 | Synopsys, Inc. | Edge-based proximity correction |
| JP4621485B2 (ja) | 2004-11-29 | 2011-01-26 | 株式会社東芝 | パタンデータ検証方法、パタンデータ作成方法、露光用マスクの製造方法およびプログラム |
| KR100653990B1 (ko) * | 2004-12-29 | 2006-12-05 | 주식회사 하이닉스반도체 | 포토마스크 데이터베이스 패턴의 불량 검사 방법 |
| US7459248B2 (en) | 2005-02-24 | 2008-12-02 | James Word | Performing OPC on structures with virtual edges |
| US8037429B2 (en) | 2005-03-02 | 2011-10-11 | Mentor Graphics Corporation | Model-based SRAF insertion |
| US7493587B2 (en) | 2005-03-02 | 2009-02-17 | James Word | Chromeless phase shifting mask for integrated circuits using interior region |
| JP4728676B2 (ja) * | 2005-03-30 | 2011-07-20 | 富士通セミコンダクター株式会社 | フォトマスクの製造方法、及びそのフォトマスクを用いた半導体装置の製造方法 |
| US20060230490A1 (en) * | 2005-04-13 | 2006-10-19 | Shimano Inc. | Bicycle riding apparel |
| US8176445B1 (en) * | 2005-04-15 | 2012-05-08 | Qi-De Qian | Method and system for optimizing integrated circuit layout |
| CN104882442B (zh) | 2005-04-26 | 2018-09-11 | 瑞萨电子株式会社 | 半导体装置及其制造方法和半导体制造用掩模、光接近处理方法 |
| JP2006318978A (ja) | 2005-05-10 | 2006-11-24 | Toshiba Corp | パターン設計方法 |
| US7617464B2 (en) * | 2005-05-20 | 2009-11-10 | Synopsys, Inc. | Verifying an IC layout in individual regions and combining results |
| JP4686257B2 (ja) * | 2005-05-25 | 2011-05-25 | 株式会社東芝 | マスク製造システム、マスクデータ作成方法、及び半導体装置の製造方法 |
| US7458058B2 (en) * | 2005-06-10 | 2008-11-25 | Texas Instruments Incorporated | Verifying a process margin of a mask pattern using intermediate stage models |
| JP2007004585A (ja) | 2005-06-24 | 2007-01-11 | Toshiba Corp | マスクパタンデータの検証方法、マスクの製造方法、マスクパタンデータの検証プログラム |
| JP5147167B2 (ja) | 2005-07-29 | 2013-02-20 | キヤノン株式会社 | 決定方法及びプログラム |
| US7657852B2 (en) * | 2005-08-16 | 2010-02-02 | Pulsic Limited | System and technique of pattern matching and pattern replacement |
| WO2007038972A1 (en) * | 2005-09-20 | 2007-04-12 | Freescale Semiconductor, Inc. | Method of making an integrated circuit |
| KR100642417B1 (ko) * | 2005-09-20 | 2006-11-03 | 주식회사 하이닉스반도체 | 레이어 대 레이어 검사방법을 이용한 광학근접보정검증방법 |
| JP2007086586A (ja) * | 2005-09-26 | 2007-04-05 | Renesas Technology Corp | マスクパターン設計方法および半導体装置の製造方法 |
| US7434199B2 (en) | 2005-09-27 | 2008-10-07 | Nicolas Bailey Cobb | Dense OPC |
| US7962868B2 (en) * | 2005-10-28 | 2011-06-14 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device using optical proximity correction for the optical lithography |
| JP2007140212A (ja) * | 2005-11-18 | 2007-06-07 | Toshiba Corp | フォトマスク及び半導体装置の製造方法 |
| JP2007142275A (ja) * | 2005-11-21 | 2007-06-07 | Toshiba Corp | フォトマスクの判定方法、半導体装置の製造方法及びプログラム |
| US7546574B2 (en) | 2005-12-02 | 2009-06-09 | Gauda, Inc. | Optical proximity correction on hardware or software platforms with graphical processing units |
| US20070143234A1 (en) * | 2005-12-16 | 2007-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and system for intelligent model-based optical proximity correction (OPC) |
| US7434198B2 (en) * | 2005-12-29 | 2008-10-07 | Lsi Logic Corporation | Method and computer program product for detecting potential failures in an integrated circuit design after optical proximity correction |
| US7712068B2 (en) * | 2006-02-17 | 2010-05-04 | Zhuoxiang Ren | Computation of electrical properties of an IC layout |
| US7506285B2 (en) | 2006-02-17 | 2009-03-17 | Mohamed Al-Imam | Multi-dimensional analysis for predicting RET model accuracy |
| US9035359B2 (en) | 2006-03-09 | 2015-05-19 | Tela Innovations, Inc. | Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods |
| US9009641B2 (en) | 2006-03-09 | 2015-04-14 | Tela Innovations, Inc. | Circuits with linear finfet structures |
| US8653857B2 (en) | 2006-03-09 | 2014-02-18 | Tela Innovations, Inc. | Circuitry and layouts for XOR and XNOR logic |
| US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
| US9563733B2 (en) | 2009-05-06 | 2017-02-07 | Tela Innovations, Inc. | Cell circuit and layout with linear finfet structures |
| US7917879B2 (en) | 2007-08-02 | 2011-03-29 | Tela Innovations, Inc. | Semiconductor device with dynamic array section |
| US7446352B2 (en) | 2006-03-09 | 2008-11-04 | Tela Innovations, Inc. | Dynamic array architecture |
| US8658542B2 (en) | 2006-03-09 | 2014-02-25 | Tela Innovations, Inc. | Coarse grid design methods and structures |
| US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
| US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
| US9230910B2 (en) | 2006-03-09 | 2016-01-05 | Tela Innovations, Inc. | Oversized contacts and vias in layout defined by linearly constrained topology |
| US8541879B2 (en) | 2007-12-13 | 2013-09-24 | Tela Innovations, Inc. | Super-self-aligned contacts and method for making the same |
| US8839175B2 (en) | 2006-03-09 | 2014-09-16 | Tela Innovations, Inc. | Scalable meta-data objects |
| US7503029B2 (en) * | 2006-03-31 | 2009-03-10 | Synopsys, Inc. | Identifying layout regions susceptible to fabrication issues by using range patterns |
| US7703067B2 (en) * | 2006-03-31 | 2010-04-20 | Synopsys, Inc. | Range pattern definition of susceptibility of layout regions to fabrication issues |
| US8136067B2 (en) * | 2006-05-15 | 2012-03-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of design for manufacturing |
| US8336002B2 (en) * | 2006-05-15 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | IC design flow enhancement with CMP simulation |
| US7685558B2 (en) * | 2006-05-15 | 2010-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for detection and scoring of hot spots in a design layout |
| US20070266360A1 (en) * | 2006-05-15 | 2007-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal Thickness Simulation for Improving RC Extraction Accuracy |
| US8136168B2 (en) * | 2006-05-15 | 2012-03-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for design-for-manufacturability data encryption |
| US7954072B2 (en) * | 2006-05-15 | 2011-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Model import for electronic design automation |
| US7805692B2 (en) * | 2006-05-15 | 2010-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for local hot spot fixing |
| US7725861B2 (en) * | 2006-05-15 | 2010-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method, apparatus, and system for LPC hot spot fix |
| JP2007310085A (ja) | 2006-05-17 | 2007-11-29 | Toshiba Corp | 半導体装置のパターンデータ検証方法、半導体装置のパターンデータ検証プログラム、半導体装置のパターンデータ補正方法、および半導体装置のパターンデータ補正プログラム |
| US20080070408A1 (en) * | 2006-05-24 | 2008-03-20 | Chin-Lung Lin | Method for adjusting sizes and shapes of plug openings |
| JP2007317921A (ja) * | 2006-05-26 | 2007-12-06 | Toshiba Corp | リソグラフィ・シミュレーション方法及びプログラム |
| JP2008003520A (ja) * | 2006-06-26 | 2008-01-10 | Toshiba Corp | フォトマスク及び半導体装置の製造方法 |
| US8347239B2 (en) * | 2006-06-30 | 2013-01-01 | Synopsys, Inc. | Fast lithography compliance check for place and route optimization |
| WO2008020265A1 (en) * | 2006-08-16 | 2008-02-21 | Koninklijke Philips Electronics N.V. | Method and apparatus for designing an integrated circuit |
| US8056022B2 (en) | 2006-11-09 | 2011-11-08 | Mentor Graphics Corporation | Analysis optimizer |
| US7617475B2 (en) | 2006-11-13 | 2009-11-10 | United Microelectronics Corp. | Method of manufacturing photomask and method of repairing optical proximity correction |
| JP2008134434A (ja) * | 2006-11-28 | 2008-06-12 | Toshiba Corp | マスクデータ処理方法、半導体装置の製造方法、及びマスクデータ処理を実行するプログラム |
| US7966585B2 (en) * | 2006-12-13 | 2011-06-21 | Mentor Graphics Corporation | Selective shielding for multiple exposure masks |
| US7698666B2 (en) * | 2006-12-29 | 2010-04-13 | Cadence Design Systems, Inc. | Method and system for model-based design and layout of an integrated circuit |
| US7861203B2 (en) * | 2006-12-29 | 2010-12-28 | Cadence Design Systems, Inc. | Method and system for model-based routing of an integrated circuit |
| US7802226B2 (en) * | 2007-01-08 | 2010-09-21 | Mentor Graphics Corporation | Data preparation for multiple mask printing |
| US7799487B2 (en) * | 2007-02-09 | 2010-09-21 | Ayman Yehia Hamouda | Dual metric OPC |
| US7739650B2 (en) * | 2007-02-09 | 2010-06-15 | Juan Andres Torres Robles | Pre-bias optical proximity correction |
| US8667443B2 (en) | 2007-03-05 | 2014-03-04 | Tela Innovations, Inc. | Integrated circuit cell library for multiple patterning |
| US8112724B2 (en) | 2007-03-20 | 2012-02-07 | Sony Corporation | Method of designing semiconductor integrated circuit, apparatus for designing semiconductor integrated circuit, recording medium, and mask manufacturing method |
| US7904844B2 (en) * | 2007-03-30 | 2011-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | System, method, and computer program product for matching cell layout of an integrated circuit design |
| US7788612B2 (en) * | 2007-03-30 | 2010-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | System, method, and computer program product for matching cell layout of an integrated circuit design |
| JP4958616B2 (ja) * | 2007-04-20 | 2012-06-20 | 株式会社日立ハイテクノロジーズ | ホットスポット絞り込み装置、ホットスポット絞り込み方法、ホットスポット絞り込みプログラム、ホットスポット検査装置、および、ホットスポット検査方法 |
| US8682466B2 (en) * | 2007-05-04 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Automatic virtual metrology for semiconductor wafer result prediction |
| US8145337B2 (en) * | 2007-05-04 | 2012-03-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methodology to enable wafer result prediction of semiconductor wafer batch processing equipment |
| JP4380729B2 (ja) | 2007-05-24 | 2009-12-09 | ソニー株式会社 | パターン設計方法、パターン設計プログラムおよびパターン設計装置 |
| US8713483B2 (en) | 2007-06-05 | 2014-04-29 | Mentor Graphics Corporation | IC layout parsing for multiple masks |
| US7805699B2 (en) | 2007-10-11 | 2010-09-28 | Mentor Graphics Corporation | Shape-based photolithographic model calibration |
| US7926005B1 (en) * | 2007-12-28 | 2011-04-12 | Cadence Design Systems, Inc. | Pattern-driven routing |
| US7783999B2 (en) * | 2008-01-18 | 2010-08-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical parameter extraction for integrated circuit design |
| US7975244B2 (en) * | 2008-01-24 | 2011-07-05 | International Business Machines Corporation | Methodology and system for determining numerical errors in pixel-based imaging simulation in designing lithographic masks |
| US8453094B2 (en) | 2008-01-31 | 2013-05-28 | Tela Innovations, Inc. | Enforcement of semiconductor structure regularity for localized transistors and interconnect |
| US8037575B2 (en) * | 2008-02-28 | 2011-10-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for shape and timing equivalent dimension extraction |
| US7939443B2 (en) | 2008-03-27 | 2011-05-10 | Tela Innovations, Inc. | Methods for multi-wire routing and apparatus implementing same |
| JP2009252917A (ja) * | 2008-04-04 | 2009-10-29 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP4693869B2 (ja) * | 2008-06-02 | 2011-06-01 | 株式会社東芝 | パターン検証方法、パターン検証システム、マスクの製造方法、半導体装置の製造方法 |
| US8161421B2 (en) * | 2008-07-07 | 2012-04-17 | International Business Machines Corporation | Calibration and verification structures for use in optical proximity correction |
| KR101903975B1 (ko) | 2008-07-16 | 2018-10-04 | 텔라 이노베이션스, 인코포레이티드 | 동적 어레이 아키텍쳐에서의 셀 페이징과 배치를 위한 방법 및 그 구현 |
| US9122832B2 (en) | 2008-08-01 | 2015-09-01 | Tela Innovations, Inc. | Methods for controlling microloading variation in semiconductor wafer layout and fabrication |
| JP2010044101A (ja) * | 2008-08-08 | 2010-02-25 | Toshiba Corp | パターン予測方法、プログラム及び装置 |
| US8001494B2 (en) * | 2008-10-13 | 2011-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Table-based DFM for accurate post-layout analysis |
| US8239786B2 (en) * | 2008-12-30 | 2012-08-07 | Asml Netherlands B.V. | Local multivariable solver for optical proximity correction in lithographic processing method, and device manufactured thereby |
| US8103984B1 (en) * | 2009-02-23 | 2012-01-24 | Cadence Design Systems, Inc. | System and method for compressed design phase contour data |
| JP2010271589A (ja) * | 2009-05-22 | 2010-12-02 | Renesas Electronics Corp | パターン分割方法、パターン分割処理装置及びコンピュータプログラム |
| US8661392B2 (en) | 2009-10-13 | 2014-02-25 | Tela Innovations, Inc. | Methods for cell boundary encroachment and layouts implementing the Same |
| JP5421054B2 (ja) * | 2009-10-13 | 2014-02-19 | 株式会社東芝 | マスクパターン検証装置、マスクパターン検証方法及びその方法を用いた半導体装置の製造方法 |
| US8219939B2 (en) * | 2009-11-12 | 2012-07-10 | Advanced Micro Devices, Inc. | Method of creating photolithographic masks for semiconductor device features with reduced design rule violations |
| US8806386B2 (en) * | 2009-11-25 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Customized patterning modulation and optimization |
| US8745554B2 (en) * | 2009-12-28 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Practical approach to layout migration |
| JP5248540B2 (ja) | 2010-02-12 | 2013-07-31 | 株式会社東芝 | マスク検証方法、半導体装置の製造方法およびマスク検証プログラム |
| US8453076B2 (en) * | 2010-03-16 | 2013-05-28 | International Business Machines Corporation | Wavefront engineering of mask data for semiconductor device design |
| JP5450262B2 (ja) | 2010-05-28 | 2014-03-26 | 株式会社東芝 | 補助パターン配置方法、プログラムおよびデバイス製造方法 |
| US8266556B2 (en) * | 2010-08-03 | 2012-09-11 | International Business Machines Corporation | Fracturing continuous photolithography masks |
| US9159627B2 (en) | 2010-11-12 | 2015-10-13 | Tela Innovations, Inc. | Methods for linewidth modification and apparatus implementing the same |
| JP2013003162A (ja) * | 2011-06-10 | 2013-01-07 | Renesas Electronics Corp | マスクデータ検証装置、設計レイアウト検証装置、それらの方法およびそれらのコンピュータ・プログラム |
| WO2013101115A1 (en) * | 2011-12-29 | 2013-07-04 | Intel Corporation | Defective artifact removal in photolithography masks corrected for optical proximity |
| FR2993374A1 (fr) * | 2012-07-12 | 2014-01-17 | St Microelectronics Crolles 2 | Procede d'elaboration d'un masque de photolithographie |
| JP6107059B2 (ja) * | 2012-11-02 | 2017-04-05 | 富士通セミコンダクター株式会社 | レイアウトパターンの補正方法 |
| US8584060B1 (en) * | 2012-11-16 | 2013-11-12 | International Business Machines Corporation | Block mask decomposition for mitigating corner rounding |
| JP6123349B2 (ja) * | 2013-02-25 | 2017-05-10 | 富士通セミコンダクター株式会社 | マスクパターン補正プログラム、及びフォトマスク |
| JP6123398B2 (ja) * | 2013-03-18 | 2017-05-10 | 富士通株式会社 | 欠陥箇所予測装置、識別モデル生成装置、欠陥箇所予測プログラムおよび欠陥箇所予測方法 |
| JP2014182219A (ja) * | 2013-03-18 | 2014-09-29 | Fujitsu Ltd | 欠陥箇所予測装置、識別モデル生成装置、欠陥箇所予測プログラムおよび欠陥箇所予測方法 |
| US9009633B2 (en) * | 2013-05-06 | 2015-04-14 | United Microelectronics Corp. | Method of correcting assist feature |
| JP6286958B2 (ja) * | 2013-09-09 | 2018-03-07 | 富士通セミコンダクター株式会社 | フォトマスクの作製方法、及び半導体装置の製造方法 |
| US9047658B2 (en) | 2013-11-05 | 2015-06-02 | United Microelectronics Corp. | Method of optical proximity correction |
| US9262578B2 (en) | 2014-04-25 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for integrated circuit manufacturing |
| US10430543B2 (en) * | 2014-10-04 | 2019-10-01 | Synopsys, Inc. | Matrix reduction for lithography simulation |
| US9690898B2 (en) * | 2015-06-25 | 2017-06-27 | Globalfoundries Inc. | Generative learning for realistic and ground rule clean hot spot synthesis |
| KR102466464B1 (ko) * | 2015-08-03 | 2022-11-14 | 삼성전자주식회사 | 광 근접 보정을 위해 초기 바이어스 값을 제공하는 방법, 및 그 초기 바이어스 값에 기초한 광 근접 보정을 수반하는 마스크 제작 방법 |
| US10346573B1 (en) * | 2015-09-30 | 2019-07-09 | Cadence Design Systems, Inc. | Method and system for performing incremental post layout simulation with layout edits |
| CN107490932B (zh) * | 2016-06-12 | 2020-11-27 | 中芯国际集成电路制造(上海)有限公司 | 掩膜版图形的修正方法 |
| KR102405686B1 (ko) | 2017-09-08 | 2022-06-07 | 에이에스엠엘 네델란즈 비.브이. | 기계 학습 보조 광 근접 오차 보정을 위한 트레이닝 방법들 |
| KR102653951B1 (ko) | 2018-09-06 | 2024-04-02 | 삼성전자주식회사 | 반도체 소자의 레이아웃 패턴 분할 방법 및 이를 포함하는 광 근접 보정 방법 |
| CN110707044B (zh) * | 2018-09-27 | 2022-03-29 | 联华电子股份有限公司 | 形成半导体装置布局的方法 |
| US11080458B2 (en) | 2018-09-28 | 2021-08-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Lithography simulation method |
| US11699070B2 (en) * | 2019-03-05 | 2023-07-11 | Samsung Electronics Co., Ltd | Method and apparatus for providing rotational invariant neural networks |
| KR102860018B1 (ko) * | 2019-09-09 | 2025-09-12 | 삼성전자주식회사 | 광 근접 보정을 수행하는 방법 및 이를 이용한 리소그래피 마스크 제조 방법 |
| CN113495424B (zh) * | 2020-04-08 | 2024-04-19 | 中芯国际集成电路制造(上海)有限公司 | 光学邻近修正方法及掩膜版的制作方法 |
| CN111929981B (zh) * | 2020-08-28 | 2023-03-31 | 上海华力微电子有限公司 | 接触孔光刻工艺热点的光学邻近修正方法 |
| CN112904661B (zh) * | 2021-03-01 | 2024-04-19 | 长江存储科技有限责任公司 | 一种芯片的制作方法 |
| CN116224727B (zh) * | 2023-02-27 | 2025-10-14 | 深圳国微福芯技术有限公司 | 基于模型的光学临近修正方法 |
| CN118332990B (zh) * | 2024-06-12 | 2024-09-17 | 全芯智造技术有限公司 | 用于opc模型的校准方法、电子设备及存储介质 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5051598A (en) * | 1990-09-12 | 1991-09-24 | International Business Machines Corporation | Method for correcting proximity effects in electron beam lithography |
| US5682323A (en) * | 1995-03-06 | 1997-10-28 | Lsi Logic Corporation | System and method for performing optical proximity correction on macrocell libraries |
| US5663893A (en) * | 1995-05-03 | 1997-09-02 | Microunity Systems Engineering, Inc. | Method for generating proximity correction features for a lithographic mask pattern |
| JPH0915833A (ja) * | 1995-06-30 | 1997-01-17 | Sony Corp | 露光用マスク作製装置における走査用データ作成装置及び走査用データの作成方法 |
| JP3334441B2 (ja) * | 1995-08-01 | 2002-10-15 | ソニー株式会社 | フォトマスク描画用パターンデータ補正方法と補正装置 |
| JP3934719B2 (ja) * | 1995-12-22 | 2007-06-20 | 株式会社東芝 | 光近接効果補正方法 |
| US5723233A (en) * | 1996-02-27 | 1998-03-03 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
| US5801954A (en) * | 1996-04-24 | 1998-09-01 | Micron Technology, Inc. | Process for designing and checking a mask layout |
| US5862058A (en) * | 1996-05-16 | 1999-01-19 | International Business Machines Corporation | Optical proximity correction method and system |
| US5740068A (en) * | 1996-05-30 | 1998-04-14 | International Business Machines Corporation | Fidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correction |
-
1996
- 1996-12-19 JP JP33963696A patent/JP3934719B2/ja not_active Expired - Fee Related
- 1996-12-20 US US08/771,252 patent/US5879844A/en not_active Expired - Fee Related
-
1999
- 1999-01-29 US US09/239,770 patent/US6077310A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH09319067A (ja) | 1997-12-12 |
| US6077310A (en) | 2000-06-20 |
| US5879844A (en) | 1999-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3934719B2 (ja) | 光近接効果補正方法 | |
| JP4510118B2 (ja) | 光近接効果補正方法と装置、光近接効果検証方法と装置、露光用マスクの製造方法、更に光近接効果補正プログラムと光近接効果検証プログラム | |
| US6453452B1 (en) | Method and apparatus for data hierarchy maintenance in a system for mask description | |
| US6370679B1 (en) | Data hierarchy layout correction and verification method and apparatus | |
| US6787271B2 (en) | Design and layout of phase shifting photolithographic masks | |
| US6470489B1 (en) | Design rule checking system and method | |
| US6733929B2 (en) | Phase shift masking for complex patterns with proximity adjustments | |
| JP4624550B2 (ja) | マスク記述のためのシステムにおけるデータ階層維持の方法及び装置 | |
| EP1023640B1 (en) | Data hierarchy layout correction and verification method and apparatus | |
| US7401319B2 (en) | Method and system for reticle-wide hierarchy management for representational and computational reuse in integrated circuit layout design | |
| US20050204322A1 (en) | Design layout preparing method | |
| US20090007053A1 (en) | Method of Manufacturing Mask for Semiconductor Device | |
| WO1999014636A1 (en) | Method and apparatus for data hierarchy maintenance in a system for mask description | |
| US20040209176A1 (en) | Model-based data conversion | |
| US12505272B2 (en) | Region based shrinking methodology for integrated circuit layout migration | |
| JP2000214577A (ja) | パタ―ン歪検出方法、パタ―ン歪検出装置およびその記録媒体 | |
| JP4181205B2 (ja) | 光近接効果補正方法 | |
| US20250021736A1 (en) | Dummy cells placed adjacent functional blocks | |
| JP4006013B2 (ja) | 光近接効果補正方法 | |
| JP4074329B2 (ja) | 光近接効果補正方法 | |
| CN106154736B (zh) | 提升图案精密度的方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050803 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050816 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051017 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20051108 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060110 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20060223 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070206 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070215 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070313 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070316 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100330 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110330 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120330 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130330 Year of fee payment: 6 |
|
| LAPS | Cancellation because of no payment of annual fees |