JP2005538537A - 電界効果トランジスタ、その使用、およびその製造方法 - Google Patents
電界効果トランジスタ、その使用、およびその製造方法 Download PDFInfo
- Publication number
- JP2005538537A JP2005538537A JP2004528310A JP2004528310A JP2005538537A JP 2005538537 A JP2005538537 A JP 2005538537A JP 2004528310 A JP2004528310 A JP 2004528310A JP 2004528310 A JP2004528310 A JP 2004528310A JP 2005538537 A JP2005538537 A JP 2005538537A
- Authority
- JP
- Japan
- Prior art keywords
- region
- field effect
- effect transistor
- recess
- depression
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 81
- 238000004519 manufacturing process Methods 0.000 title claims description 26
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 238000000034 method Methods 0.000 claims description 65
- 230000008569 process Effects 0.000 claims description 19
- 238000005530 etching Methods 0.000 claims description 10
- 230000008878 coupling Effects 0.000 claims description 9
- 238000010168 coupling process Methods 0.000 claims description 9
- 238000005859 coupling reaction Methods 0.000 claims description 9
- 239000002019 doping agent Substances 0.000 claims description 5
- 239000012777 electrically insulating material Substances 0.000 claims description 4
- 239000012876 carrier material Substances 0.000 claims 1
- 239000000758 substrate Substances 0.000 abstract description 17
- 238000002955 isolation Methods 0.000 abstract description 8
- 108091006146 Channels Proteins 0.000 description 21
- 150000004767 nitrides Chemical class 0.000 description 17
- 229920002120 photoresistant polymer Polymers 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000001459 lithography Methods 0.000 description 8
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- 239000011800 void material Substances 0.000 description 7
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Non-Volatile Memory (AREA)
- Element Separation (AREA)
Abstract
Description
−絶縁領域は、例えば少なくとも15nm(ナノメートル)あるいは少なくとも20nmの絶縁厚さを有し、
−窪みに沿った接続領域の間隔は、少なくとも0、4μm(マイクロメートル)であり
−接続領域は、プレーナ電界効果トランジスタのドーピング特性と比較して、ほぼ200nm/decadeの平坦ドーピング特性勾配を有し、特に、平坦ドーピング特性勾配によって、ドーパントの様々な挿入深さを容易に得られる。
−処理される表面を有する半導体基板が準備され、
−表面近傍の接続領域と表面遠方の接続領域とが半導体基板内にドーピング形成され、
−表面近傍の接続領域から表面遠方の接続領域まで達する、少なくとも1つの制御領域のための窪みがエッチングされ、
−電気的絶縁層が窪み内に堆積され、
−窪み内に導電性の制御領域が導入される。
−ソース領域16、
−ドレイン領域の電気的接続54を有するドレイン領域18、
−チャネル領域(アクティブ領域)180および182。
Claims (19)
- 窪み(72)に沿って配置されたドープチャネル領域と、
該窪み(72)の開口部近傍のドープ接続領域(16)と、
開口部遠方のドープ接続領域(18)と、
該窪み(72)の内部に形成された制御領域(172)と、
該制御領域(172)と該チャネル領域との間の電気的絶縁領域(170)と
を備えた、電界効果トランジスタ(222)において、
該開口部遠方のドープ接続領域(18、54)が、該開口部を含む表面まで達するか、あるいは該表面まで達する導電性接続と結合される、電界効果トランジスタ(222)。 - 前記ドープ接続領域(16、18)は、同一のドーパント濃度および同一の導電型のドーパントを含むことを特徴とする、請求項1に記載の電界効果トランジスタ(222)。
- 前記チャネル領域は、前記窪み(72)の深さの少なくとも3分の2の長さ(1)を有することを特徴とする、請求項1または2に記載の電界効果トランジスタ(222)。
- 前記窪みは、トレンチ(72)あるいは穴であることを特徴とする、請求項1から3のいずれか一項に記載の電界効果トランジスタ(222)。
- 前記チャネル領域は、前記トレンチ(72)の両側部上に、あるいは前記穴の全周囲に沿って位置することを特徴とする、請求項1から4のいずれか一項に記載の電界効果トランジスタ(222)。
- 前記チャネル領域は、前記トレンチ(72)の1つの側部上に、あるいは前記穴の周囲に一部に沿って位置することを特徴とする、請求項1から4のいずれか一項に記載の電界効果トランジスタ(222)。
- 前記開口部遠方のドープ接続領域(18)は、複数の、好ましくは少なくとも2箇所あるいは少なくとも3箇所の窪み(72b、352)の領域内に位置し、該窪み(72b、352)内に制御領域が配置され、該窪み(72b、352)内の近傍にチャンル領域および開口部近傍のドープ接続領域(16c)が配置され、
該制御領域および該開口部近傍のドープ接続領域(16c)は、各々、電気的並列に接続(380)されることを特徴とする、請求項1から6のいずれか一項に記載の電界効果トランジスタ(222)。 - 前記制御領域のための前記窪み(72)の深さと、前記電界効果トランジスタ(222)とそれに隣接する電気部品との間の、電気的絶縁材料によって充填された窪み(70、76)の深さとは、同一であることを特徴とする、請求項1から7のいずれか一項に記載の電界効果トランジスタ(222)。
- 前記制御領域のための前記窪み(72)の深さは、前記電界効果トランジスタ(222)とそれに隣接する電気部品との間の、電気的絶縁材料によって充填された窪み(70a、76a)の深さより小さいことを特徴とする、請求項1から7のいずれか一項に記載の電界効果トランジスタ(222)。
- 前記絶縁領域(170)は、少なくとも15nm、好ましくは20nmの絶縁厚さを有し、
および/または、前記窪み(72)に沿った前記接続領域(16、18)の間隔(l)は、少なくとも0、4μmであり、
および/または、少なくとも1つの接続領域(16、18)は、9ボルトよりも大きく、あるいは15ボルトよりも大きく、しかしながら30ボルトよりも小さいスイッチ電圧を許容する、平坦なドーピング特性勾配を有することを特徴とする、請求項1から9のいずれか一項に記載の電界効果トランジスタ(222)。 - 請求項1から10のいずれか一項に記載の電界効果トランジスタ(222)の使用であって、
前記メモリセルアレイ(230)、特にフラッシュメモリあるいはEEPROMモジュールのワード線(272、288)あるいはビット線(296)の制御トランジスタとしての、電界効果トランジスタ(222)の使用。 - 請求項1から11のいずれか一項に記載の電界効果トランジスタ(222)の使用であって、
9ボルトよりも大きく、あるいは15ボルトよりも大きく、しかしながら好ましくは30ボルトよりも小さい電圧のスイッチングにための、電界効果トランジスタ(222)の使用。 - 電界効果トランジスタ(222)の製造方法であって、特に、請求項1から12のいずれか一項に記載の電界効果トランジスタ(222)の製造方法であって、提示された順序に制限されることなく実施される工程を有する方法において、
処理される表面を有するキャリア材料(10)を準備する工程と、
表面近傍の接続領域(16)と表面遠方の接続領域(18)とを形成する工程と、
該表面近傍の接続領域(16)から該表面遠方の接続領域(18)まで達する、あるいは該表面近傍の接続領域のための領域から該表面遠方の接続領域のための領域まで達する、少なくとも1つの窪み(72)を形成する工程と、
該窪み(72)内に、電気的絶縁層(170)を生成する工程と、
該窪み(72)内に、導電性の制御領域(172)を導入する工程と
を包含する、方法。 - 前記接続領域を形成する工程は、前記窪みを形成する工程の前に、および/または該窪み(72)の充填の前に実施されることを特徴とする、請求項13に記載の方法。
- 前記表面遠方の接続領域(18)から前記半導体層(10)の前記表面までの結合領域(54)を形成する工程を含有することを特徴とする、請求項13または14に記載の方法。
- 前記制御領域のための前記窪み(72)と同時に、少なくとも1つの絶縁窪み(70、74、76)が形成されることを特徴とする、請求項13から15のいずれか一項に記載の方法。
- 前記絶縁窪み(70、74、76)は、前記制御領域のための前記窪み(72)の深さと同一の深さを有することを特徴とする、請求項16に記載の方法。
- 前記絶縁窪み(70a、76a)は、前記制御領域のための前記窪み(72a)の深さより深く形成されることを特徴とする、請求項16に記載の方法。
- 前記絶縁窪みは、少なくとも上部において、前記制御領域のための前記窪み(72)より広く、各窪みは共通のエッチングプロセスにおいて形成され、その際、該より広い窪みは、該より狭い窪みに比べて十分深くエッチングされることを特徴とする、請求項18に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10231966.9 | 2002-07-15 | ||
DE10231966A DE10231966A1 (de) | 2002-07-15 | 2002-07-15 | Feldeffekttransistor, zugehörige Verwendung und zugehöriges Herstellungsverfahren |
PCT/DE2003/001957 WO2004017417A1 (de) | 2002-07-15 | 2003-06-12 | Feldeffekttransistor, zugehörige verwendung und zugehöriges herstellungsverfahren |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011286372A Division JP2012109588A (ja) | 2002-07-15 | 2011-12-27 | 電界効果トランジスタ、その使用、およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005538537A true JP2005538537A (ja) | 2005-12-15 |
JP4926401B2 JP4926401B2 (ja) | 2012-05-09 |
Family
ID=30128124
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004528310A Expired - Fee Related JP4926401B2 (ja) | 2002-07-15 | 2003-06-12 | 電界効果トランジスタ、その使用、およびその製造方法 |
JP2011286372A Pending JP2012109588A (ja) | 2002-07-15 | 2011-12-27 | 電界効果トランジスタ、その使用、およびその製造方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011286372A Pending JP2012109588A (ja) | 2002-07-15 | 2011-12-27 | 電界効果トランジスタ、その使用、およびその製造方法 |
Country Status (8)
Country | Link |
---|---|
US (2) | US7786530B2 (ja) |
EP (1) | EP1522103A1 (ja) |
JP (2) | JP4926401B2 (ja) |
KR (1) | KR20050021469A (ja) |
CN (1) | CN100409455C (ja) |
DE (1) | DE10231966A1 (ja) |
TW (1) | TWI270210B (ja) |
WO (1) | WO2004017417A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008536336A (ja) * | 2005-04-12 | 2008-09-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Soc用途のための高密度トレンチ・ベース不揮発性ランダム・アクセスsonosメモリ・セルの構造及びこれを製造する方法 |
JP2009081377A (ja) * | 2007-09-27 | 2009-04-16 | Elpida Memory Inc | 半導体装置 |
JP2012094762A (ja) * | 2010-10-28 | 2012-05-17 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7600118B2 (en) | 2002-09-27 | 2009-10-06 | Intel Corporation | Method and apparatus for augmenting authentication in a cryptographic system |
US7279397B2 (en) * | 2004-07-27 | 2007-10-09 | Texas Instruments Incorporated | Shallow trench isolation method |
JP4414863B2 (ja) | 2004-10-29 | 2010-02-10 | トヨタ自動車株式会社 | 絶縁ゲート型半導体装置およびその製造方法 |
KR100680977B1 (ko) * | 2006-02-17 | 2007-02-09 | 주식회사 하이닉스반도체 | 반도체 소자의 제조방법 |
JP5602414B2 (ja) * | 2009-11-05 | 2014-10-08 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置の製造方法および半導体装置 |
US9828696B2 (en) | 2011-03-23 | 2017-11-28 | Nanohmics, Inc. | Method for assembly of analyte filter arrays using biomolecules |
US8476704B2 (en) * | 2011-08-19 | 2013-07-02 | Nan Ya Technology Corporation | Circuit structure with vertical double gate |
US10386365B2 (en) | 2015-12-07 | 2019-08-20 | Nanohmics, Inc. | Methods for detecting and quantifying analytes using ionic species diffusion |
US10386351B2 (en) | 2015-12-07 | 2019-08-20 | Nanohmics, Inc. | Methods for detecting and quantifying analytes using gas species diffusion |
US11988662B2 (en) | 2015-12-07 | 2024-05-21 | Nanohmics, Inc. | Methods for detecting and quantifying gas species analytes using differential gas species diffusion |
US9882048B2 (en) | 2016-06-30 | 2018-01-30 | International Business Machines Corporation | Gate cut on a vertical field effect transistor with a defined-width inorganic mask |
DE102017012262B9 (de) | 2017-01-27 | 2021-10-21 | Infineon Technologies Austria Ag | Halbleiterbauelement aufweisend eine vergrabene Isolationsschicht, eine Isolationsstruktur und eine Verbindungsstruktur sowie Verfahren zu dessen Herstellung |
US10468485B2 (en) * | 2017-05-26 | 2019-11-05 | Allegro Microsystems, Llc | Metal-oxide semiconductor (MOS) device structure based on a poly-filled trench isolation region |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03145761A (ja) * | 1989-11-01 | 1991-06-20 | Toshiba Corp | 半導体装置 |
JPH04226075A (ja) * | 1990-05-31 | 1992-08-14 | Canon Inc | 半導体装置およびその製造方法 |
JPH0529560A (ja) * | 1991-07-23 | 1993-02-05 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
JPH10107280A (ja) * | 1996-10-01 | 1998-04-24 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JPH10290007A (ja) * | 1997-04-14 | 1998-10-27 | Sharp Corp | 半導体装置およびその製造方法 |
JP2000049245A (ja) * | 1998-07-31 | 2000-02-18 | Sony Corp | 不揮発性半導体メモリセル、及び不揮発性半導体メモリセルにおけるデータ書き込み制御方法 |
JP2003526948A (ja) * | 2000-03-10 | 2003-09-09 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 電界効果型半導体装置 |
JP2003536241A (ja) * | 1999-03-01 | 2003-12-02 | ゼネラル セミコンダクター,インク. | ドレイン電極への低抵抗パスが上面に配設されたトレンチdmosトランジスタ構造 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5367381A (en) * | 1976-11-27 | 1978-06-15 | Mitsubishi Electric Corp | Semiconductor device |
US5160491A (en) * | 1986-10-21 | 1992-11-03 | Texas Instruments Incorporated | Method of making a vertical MOS transistor |
JPS63289870A (ja) * | 1987-05-21 | 1988-11-28 | Hitachi Ltd | 半導体装置 |
JPS6429007A (en) | 1987-07-23 | 1989-01-31 | Showa Electric Wire & Cable Co | Lead wire connecting method for ultrasonic delay line |
JP2780175B2 (ja) * | 1988-07-12 | 1998-07-30 | セイコーエプソン株式会社 | 半導体装置 |
JPH0239473A (ja) * | 1988-07-28 | 1990-02-08 | Ricoh Co Ltd | トレンチ溝側壁にチャンネルを持つ半導体装置 |
JPH0387069A (ja) * | 1989-04-14 | 1991-04-11 | Hitachi Ltd | 半導体装置およびその製造方法 |
JPH03154379A (ja) * | 1989-11-11 | 1991-07-02 | Takehide Shirato | 半導体装置 |
JPH05182485A (ja) * | 1991-12-27 | 1993-07-23 | Fujitsu Ltd | 半導体装置 |
JPH05266678A (ja) * | 1992-03-18 | 1993-10-15 | Toshiba Corp | 半導体集積回路 |
US5640034A (en) * | 1992-05-18 | 1997-06-17 | Texas Instruments Incorporated | Top-drain trench based resurf DMOS transistor structure |
US5385853A (en) * | 1992-12-02 | 1995-01-31 | International Business Machines Corporation | Method of fabricating a metal oxide semiconductor heterojunction field effect transistor (MOSHFET) |
JP3303601B2 (ja) * | 1995-05-19 | 2002-07-22 | 日産自動車株式会社 | 溝型半導体装置 |
US5940707A (en) * | 1996-10-08 | 1999-08-17 | Advanced Micro Devices, Inc. | Vertically integrated advanced transistor formation |
US5963061A (en) * | 1997-04-08 | 1999-10-05 | Micron Technology, Inc. | Switch for minimizing transistor exposure to high voltage |
DE19720193C2 (de) * | 1997-05-14 | 2002-10-17 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit mindestens zwei vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
US5886382A (en) * | 1997-07-18 | 1999-03-23 | Motorola, Inc. | Trench transistor structure comprising at least two vertical transistors |
WO1999043029A1 (de) * | 1998-02-20 | 1999-08-26 | Infineon Technologies Ag | Graben-gate-mos-transistor, dessen verwendung in einer eeprom-anordnung und verfahren zu dessen herstellung |
DE19818300C1 (de) * | 1998-04-23 | 1999-07-22 | Siemens Ag | Lateraler Hochvolt-Seitenwandtransistor |
JP2000150634A (ja) * | 1998-11-13 | 2000-05-30 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP3743189B2 (ja) * | 1999-01-27 | 2006-02-08 | 富士通株式会社 | 不揮発性半導体記憶装置及びその製造方法 |
US6680232B2 (en) * | 2000-09-22 | 2004-01-20 | Fairchild Semiconductor Corporation | Trench etch with incremental oxygen flow |
US6756612B1 (en) * | 2002-10-28 | 2004-06-29 | T-Ram, Inc. | Carrier coupler for thyristor-based semiconductor device |
-
2002
- 2002-07-15 DE DE10231966A patent/DE10231966A1/de not_active Withdrawn
-
2003
- 2003-05-27 TW TW092114319A patent/TWI270210B/zh not_active IP Right Cessation
- 2003-06-12 KR KR10-2005-7000624A patent/KR20050021469A/ko not_active Application Discontinuation
- 2003-06-12 US US10/521,528 patent/US7786530B2/en not_active Expired - Fee Related
- 2003-06-12 CN CNB038167794A patent/CN100409455C/zh not_active Expired - Fee Related
- 2003-06-12 EP EP03787593A patent/EP1522103A1/de not_active Ceased
- 2003-06-12 JP JP2004528310A patent/JP4926401B2/ja not_active Expired - Fee Related
- 2003-06-12 WO PCT/DE2003/001957 patent/WO2004017417A1/de active Application Filing
-
2010
- 2010-02-11 US US12/704,287 patent/US7989294B2/en not_active Expired - Fee Related
-
2011
- 2011-12-27 JP JP2011286372A patent/JP2012109588A/ja active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03145761A (ja) * | 1989-11-01 | 1991-06-20 | Toshiba Corp | 半導体装置 |
JPH04226075A (ja) * | 1990-05-31 | 1992-08-14 | Canon Inc | 半導体装置およびその製造方法 |
JPH0529560A (ja) * | 1991-07-23 | 1993-02-05 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
JPH10107280A (ja) * | 1996-10-01 | 1998-04-24 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JPH10290007A (ja) * | 1997-04-14 | 1998-10-27 | Sharp Corp | 半導体装置およびその製造方法 |
JP2000049245A (ja) * | 1998-07-31 | 2000-02-18 | Sony Corp | 不揮発性半導体メモリセル、及び不揮発性半導体メモリセルにおけるデータ書き込み制御方法 |
JP2003536241A (ja) * | 1999-03-01 | 2003-12-02 | ゼネラル セミコンダクター,インク. | ドレイン電極への低抵抗パスが上面に配設されたトレンチdmosトランジスタ構造 |
JP2003526948A (ja) * | 2000-03-10 | 2003-09-09 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 電界効果型半導体装置 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008536336A (ja) * | 2005-04-12 | 2008-09-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Soc用途のための高密度トレンチ・ベース不揮発性ランダム・アクセスsonosメモリ・セルの構造及びこれを製造する方法 |
JP2009081377A (ja) * | 2007-09-27 | 2009-04-16 | Elpida Memory Inc | 半導体装置 |
JP2012094762A (ja) * | 2010-10-28 | 2012-05-17 | Elpida Memory Inc | 半導体装置および半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
EP1522103A1 (de) | 2005-04-13 |
TW200402883A (en) | 2004-02-16 |
US7786530B2 (en) | 2010-08-31 |
US20060211264A1 (en) | 2006-09-21 |
WO2004017417A1 (de) | 2004-02-26 |
JP2012109588A (ja) | 2012-06-07 |
DE10231966A1 (de) | 2004-02-12 |
US7989294B2 (en) | 2011-08-02 |
CN100409455C (zh) | 2008-08-06 |
TWI270210B (en) | 2007-01-01 |
CN1669152A (zh) | 2005-09-14 |
KR20050021469A (ko) | 2005-03-07 |
US20100142266A1 (en) | 2010-06-10 |
JP4926401B2 (ja) | 2012-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2012109588A (ja) | 電界効果トランジスタ、その使用、およびその製造方法 | |
US6770535B2 (en) | Semiconductor integrated circuit device and process for manufacturing the same | |
US6376316B2 (en) | Method for manufacturing semiconductor integrated circuit device having deposited layer for gate insulation | |
KR100789511B1 (ko) | 반도체 장치 | |
KR100781429B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP2010183022A (ja) | 半導体装置およびその製造方法 | |
KR20130036735A (ko) | 반도체 장치 및 반도체 장치의 제조 방법 | |
JP2006339446A (ja) | 半導体装置およびその製造方法 | |
US20070205459A1 (en) | Nonvolatile memory devices and methods of forming the same | |
JP2007165543A (ja) | 半導体記憶装置の製造方法 | |
US6261903B1 (en) | Floating gate method and device | |
KR20040103342A (ko) | 반도체 장치의 제조 방법 및 반도체 장치 | |
JPH10335497A (ja) | 半導体不揮発性記憶装置およびその製造方法 | |
JP6172656B2 (ja) | 半導体装置および半導体装置の製造方法 | |
US8952536B2 (en) | Semiconductor device and method of fabrication | |
JP3878415B2 (ja) | Mos型トランジスタを有するメモリセルの製造方法 | |
US7176088B2 (en) | Bitline structure and method for production thereof | |
KR20220084037A (ko) | 고급 로직 동작을 위한 전하 트랩 tfet 반도체 디바이스 제조 방법 | |
KR20030006997A (ko) | 비휘발성 반도체 기억 장치 및 그 제조 방법 | |
US6580119B1 (en) | Stacked gate field effect transistor (FET) device | |
US20060113626A1 (en) | Integrated circuit arrangement comprising isolating trenches and a field effect transistor, and associated production method | |
JP2007013170A (ja) | フラッシュメモリ素子、その駆動方法および製造方法 | |
US6787842B1 (en) | Method for operating a stacked gate field effect transistor (FET) device | |
US8076712B2 (en) | Semiconductor memory comprising dual charge storage nodes and methods for its fabrication | |
KR20180099468A (ko) | Nor형 플래시 메모리 및 그 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061025 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090116 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090415 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090708 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091106 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20091119 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20100115 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111227 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120208 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150217 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4926401 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |