JP2003069011A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003069011A5 JP2003069011A5 JP2001255454A JP2001255454A JP2003069011A5 JP 2003069011 A5 JP2003069011 A5 JP 2003069011A5 JP 2001255454 A JP2001255454 A JP 2001255454A JP 2001255454 A JP2001255454 A JP 2001255454A JP 2003069011 A5 JP2003069011 A5 JP 2003069011A5
- Authority
- JP
- Japan
- Prior art keywords
- manufacturing
- oxide film
- semiconductor device
- forming
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 38
- 238000004519 manufacturing process Methods 0.000 claims 30
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 18
- 229910052710 silicon Inorganic materials 0.000 claims 18
- 239000010703 silicon Substances 0.000 claims 18
- 229910044991 metal oxide Inorganic materials 0.000 claims 14
- 150000004706 metal oxides Chemical class 0.000 claims 14
- 239000000758 substrate Substances 0.000 claims 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 11
- 229910052814 silicon oxide Inorganic materials 0.000 claims 11
- 238000010438 heat treatment Methods 0.000 claims 9
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims 4
- 230000005669 field effect Effects 0.000 claims 4
- 238000000034 method Methods 0.000 claims 4
- 229910018072 Al 2 O 3 Inorganic materials 0.000 claims 3
- 230000003213 activating effect Effects 0.000 claims 3
- 229910052757 nitrogen Inorganic materials 0.000 claims 3
- 229910052760 oxygen Inorganic materials 0.000 claims 3
- 229910004129 HfSiO Inorganic materials 0.000 claims 2
- 229910021193 La 2 O 3 Inorganic materials 0.000 claims 2
- 229910006501 ZrSiO Inorganic materials 0.000 claims 2
- 238000000137 annealing Methods 0.000 claims 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 2
- 150000002500 ions Chemical class 0.000 claims 2
- 229910052751 metal Inorganic materials 0.000 claims 2
- 239000002184 metal Substances 0.000 claims 2
- 238000005121 nitriding Methods 0.000 claims 2
- 239000001301 oxygen Substances 0.000 claims 2
- 229910001404 rare earth metal oxide Inorganic materials 0.000 claims 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims 1
- 229910004298 SiO 2 Inorganic materials 0.000 claims 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims 1
- 230000004913 activation Effects 0.000 claims 1
- 239000000463 material Substances 0.000 claims 1
- 230000001590 oxidative effect Effects 0.000 claims 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 1
- 229920005591 polysilicon Polymers 0.000 claims 1
- 239000003870 refractory metal Substances 0.000 claims 1
- 229910021332 silicide Inorganic materials 0.000 claims 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 1
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001255454A JP2003069011A (ja) | 2001-08-27 | 2001-08-27 | 半導体装置とその製造方法 |
| TW091116494A TW564549B (en) | 2001-08-27 | 2002-07-24 | Semiconductor device and the manufacturing method thereof |
| US10/216,792 US6787451B2 (en) | 2001-08-27 | 2002-08-13 | Semiconductor device and manufacturing method thereof |
| US10/900,430 US7119407B2 (en) | 2001-08-27 | 2004-07-28 | Semiconductor device and manufacturing method thereof |
| US11/516,629 US20070001244A1 (en) | 2001-08-27 | 2006-09-07 | Semiconductor device and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001255454A JP2003069011A (ja) | 2001-08-27 | 2001-08-27 | 半導体装置とその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003069011A JP2003069011A (ja) | 2003-03-07 |
| JP2003069011A5 true JP2003069011A5 (enExample) | 2005-06-16 |
Family
ID=19083420
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001255454A Pending JP2003069011A (ja) | 2001-08-27 | 2001-08-27 | 半導体装置とその製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (3) | US6787451B2 (enExample) |
| JP (1) | JP2003069011A (enExample) |
| TW (1) | TW564549B (enExample) |
Families Citing this family (52)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6806145B2 (en) * | 2001-08-31 | 2004-10-19 | Asm International, N.V. | Low temperature method of forming a gate stack with a high k layer deposited over an interfacial oxide layer |
| CN100334732C (zh) * | 2001-11-30 | 2007-08-29 | 株式会社瑞萨科技 | 半导体集成电路器件及其制造方法 |
| US6787440B2 (en) * | 2002-12-10 | 2004-09-07 | Intel Corporation | Method for making a semiconductor device having an ultra-thin high-k gate dielectric |
| US20040126944A1 (en) * | 2002-12-31 | 2004-07-01 | Pacheco Rotondaro Antonio Luis | Methods for forming interfacial layer for deposition of high-k dielectrics |
| JP4489368B2 (ja) * | 2003-03-24 | 2010-06-23 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
| WO2005013348A2 (en) * | 2003-07-31 | 2005-02-10 | Tokyo Electron Limited | Formation of ultra-thin oxide and oxynitride layers by self-limiting interfacial oxidation |
| JP2005072405A (ja) * | 2003-08-27 | 2005-03-17 | Sony Corp | 薄膜の形成方法および半導体装置の製造方法 |
| JP4059183B2 (ja) | 2003-10-07 | 2008-03-12 | ソニー株式会社 | 絶縁体薄膜の製造方法 |
| US7144825B2 (en) * | 2003-10-16 | 2006-12-05 | Freescale Semiconductor, Inc. | Multi-layer dielectric containing diffusion barrier material |
| JP2005159316A (ja) * | 2003-10-30 | 2005-06-16 | Tokyo Electron Ltd | 半導体装置の製造方法及び成膜装置並びに記憶媒体 |
| US7071122B2 (en) * | 2003-12-10 | 2006-07-04 | International Business Machines Corporation | Field effect transistor with etched-back gate dielectric |
| KR100574358B1 (ko) * | 2003-12-29 | 2006-04-27 | 삼성전자주식회사 | 반도체 장치 및 그 제조방법 |
| JP5050351B2 (ja) * | 2004-01-28 | 2012-10-17 | 日本電気株式会社 | 半導体装置の製造方法 |
| JP2005285809A (ja) * | 2004-03-26 | 2005-10-13 | Sony Corp | 半導体装置およびその製造方法 |
| US7115959B2 (en) * | 2004-06-22 | 2006-10-03 | International Business Machines Corporation | Method of forming metal/high-k gate stacks with high mobility |
| US7560361B2 (en) * | 2004-08-12 | 2009-07-14 | International Business Machines Corporation | Method of forming gate stack for semiconductor electronic device |
| JP4264039B2 (ja) * | 2004-08-25 | 2009-05-13 | パナソニック株式会社 | 半導体装置 |
| JP2006086151A (ja) * | 2004-09-14 | 2006-03-30 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP2006086272A (ja) * | 2004-09-15 | 2006-03-30 | Fujitsu Ltd | 半導体装置 |
| US20080135951A1 (en) * | 2004-09-21 | 2008-06-12 | Freescale Semiconductor, Inc | Semiconductor Device and Method of Forming the Same |
| US7242055B2 (en) * | 2004-11-15 | 2007-07-10 | International Business Machines Corporation | Nitrogen-containing field effect transistor gate stack containing a threshold voltage control layer formed via deposition of a metal oxide |
| KR101048890B1 (ko) * | 2004-12-01 | 2011-07-13 | 주식회사 하이닉스반도체 | 반도체 소자의 커패시터 형성 방법 |
| JP4541125B2 (ja) | 2004-12-15 | 2010-09-08 | パナソニック株式会社 | 高誘電率ゲート絶縁膜を備えた電界効果トランジスタを有する半導体装置及びその製造方法 |
| US20060151846A1 (en) * | 2005-01-13 | 2006-07-13 | International Business Machines Corporation | Method of forming HfSiN metal for n-FET applications |
| US7531405B2 (en) * | 2005-02-28 | 2009-05-12 | Qimonds Ag | Method of manufacturing a dielectric layer and corresponding semiconductor device |
| JP2006269520A (ja) * | 2005-03-22 | 2006-10-05 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP4522900B2 (ja) * | 2005-03-30 | 2010-08-11 | 東京エレクトロン株式会社 | 成膜方法および記録媒体 |
| JP2008537347A (ja) * | 2005-04-21 | 2008-09-11 | フリースケール セミコンダクター インコーポレイテッド | 非SiO2ゲート誘電体を有するMOSデバイスの製造方法 |
| US7301219B2 (en) * | 2005-06-06 | 2007-11-27 | Macronix International Co., Ltd. | Electrically erasable programmable read only memory (EEPROM) cell and method for making the same |
| US7473607B2 (en) * | 2005-07-06 | 2009-01-06 | International Business Machines Corporation | Method of manufacturing a multi-workfunction gates for a CMOS circuit |
| JP2007088322A (ja) | 2005-09-26 | 2007-04-05 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| US7655994B2 (en) * | 2005-10-26 | 2010-02-02 | International Business Machines Corporation | Low threshold voltage semiconductor device with dual threshold voltage control means |
| JP4782037B2 (ja) * | 2006-03-03 | 2011-09-28 | キヤノンアネルバ株式会社 | 磁気抵抗効果素子の製造方法及び製造装置 |
| JP4926504B2 (ja) * | 2006-03-08 | 2012-05-09 | 浜松ホトニクス株式会社 | 光電面、それを備える電子管及び光電面の製造方法 |
| JPWO2007139141A1 (ja) * | 2006-05-31 | 2009-10-08 | 東京エレクトロン株式会社 | 絶縁膜の形成方法および半導体装置の製造方法 |
| KR20090094033A (ko) * | 2006-12-28 | 2009-09-02 | 도쿄엘렉트론가부시키가이샤 | 절연막의 형성 방법 및 반도체 장치의 제조 방법 |
| JP5280670B2 (ja) * | 2007-12-07 | 2013-09-04 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP5387173B2 (ja) * | 2009-06-30 | 2014-01-15 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
| JP2010118677A (ja) * | 2010-01-15 | 2010-05-27 | Renesas Technology Corp | 半導体装置 |
| JP5521726B2 (ja) * | 2010-04-16 | 2014-06-18 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
| US8492247B2 (en) | 2010-08-17 | 2013-07-23 | International Business Machines Corporation | Programmable FETs using Vt-shift effect and methods of manufacture |
| JP5569253B2 (ja) * | 2010-08-24 | 2014-08-13 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| US9000448B2 (en) * | 2011-03-29 | 2015-04-07 | Hitachi, Ltd. | Silicon carbide semiconductor device |
| CN103177966B (zh) * | 2011-12-22 | 2017-09-22 | 中芯国际集成电路制造(上海)有限公司 | 晶体管及其制作方法 |
| KR101934829B1 (ko) * | 2012-10-23 | 2019-03-18 | 삼성전자 주식회사 | 반도체 장치 및 반도체 장치의 제조 방법 |
| CN104701240A (zh) * | 2015-03-31 | 2015-06-10 | 上海华力微电子有限公司 | 用于制备高k介质层的方法 |
| WO2016194654A1 (ja) * | 2015-06-05 | 2016-12-08 | ソニー株式会社 | 固体撮像素子 |
| WO2018005365A1 (en) | 2016-06-27 | 2018-01-04 | Board Of Regents, The University Of Texas System | Softening nerve cuff electrodes |
| CN109075207B (zh) | 2016-07-19 | 2023-08-11 | 应用材料公司 | 在显示装置中利用的包含氧化锆的高k介电材料 |
| US9876069B1 (en) * | 2017-05-18 | 2018-01-23 | Vanguard International Semiconductor Corporation | High-voltage semiconductor device and method for manufacturing the same |
| JP6887307B2 (ja) * | 2017-05-19 | 2021-06-16 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| US12336249B2 (en) * | 2022-03-16 | 2025-06-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer and formation method thereof |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09298297A (ja) * | 1996-04-30 | 1997-11-18 | Ricoh Co Ltd | 半導体装置およびその製造方法 |
| JPH10189483A (ja) * | 1996-12-26 | 1998-07-21 | Fujitsu Ltd | 半導体装置の製造方法及び半導体装置 |
| JP3222404B2 (ja) * | 1997-06-20 | 2001-10-29 | 科学技術振興事業団 | 半導体基板表面の絶縁膜の形成方法及びその形成装置 |
| JPH1126756A (ja) * | 1997-06-30 | 1999-01-29 | Sharp Corp | 半導体装置の製造方法 |
| JPH11135774A (ja) | 1997-07-24 | 1999-05-21 | Texas Instr Inc <Ti> | 高誘電率シリケート・ゲート誘電体 |
| US6020024A (en) * | 1997-08-04 | 2000-02-01 | Motorola, Inc. | Method for forming high dielectric constant metal oxides |
| JP3357861B2 (ja) * | 1998-06-04 | 2002-12-16 | 株式会社東芝 | Mis半導体装置及び不揮発性半導体記憶装置 |
| JP2000049349A (ja) * | 1998-07-15 | 2000-02-18 | Texas Instr Inc <Ti> | 集積回路に電界効果デバイスを製造する方法 |
| US6140167A (en) * | 1998-08-18 | 2000-10-31 | Advanced Micro Devices, Inc. | High performance MOSFET and method of forming the same using silicidation and junction implantation prior to gate formation |
| JP2000106432A (ja) * | 1998-09-29 | 2000-04-11 | Nec Corp | ゲート絶縁膜の製造方法及びそれを用いた半導体装置 |
| US6610548B1 (en) * | 1999-03-26 | 2003-08-26 | Sony Corporation | Crystal growth method of oxide, cerium oxide, promethium oxide, multi-layered structure of oxides, manufacturing method of field effect transistor, manufacturing method of ferroelectric non-volatile memory and ferroelectric non-volatile memory |
| JP2000307083A (ja) * | 1999-04-22 | 2000-11-02 | Hitachi Ltd | 半導体装置およびその製造方法 |
| JP4237332B2 (ja) * | 1999-04-30 | 2009-03-11 | 株式会社東芝 | 半導体装置の製造方法 |
| JP2000332235A (ja) * | 1999-05-17 | 2000-11-30 | Hitachi Ltd | 半導体装置およびその製造方法 |
| JP2001077108A (ja) * | 1999-08-31 | 2001-03-23 | Nec Corp | 半導体装置及び複合酸化物薄膜の製造方法 |
| CA2360312A1 (en) * | 2000-10-30 | 2002-04-30 | National Research Council Of Canada | Novel gate dielectric |
-
2001
- 2001-08-27 JP JP2001255454A patent/JP2003069011A/ja active Pending
-
2002
- 2002-07-24 TW TW091116494A patent/TW564549B/zh not_active IP Right Cessation
- 2002-08-13 US US10/216,792 patent/US6787451B2/en not_active Expired - Lifetime
-
2004
- 2004-07-28 US US10/900,430 patent/US7119407B2/en not_active Expired - Lifetime
-
2006
- 2006-09-07 US US11/516,629 patent/US20070001244A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2003069011A5 (enExample) | ||
| KR100618815B1 (ko) | 이종의 게이트 절연막을 가지는 반도체 소자 및 그 제조방법 | |
| CN100442517C (zh) | 具有不同栅极介质的半导体器件及其制造方法 | |
| CN103594365B (zh) | Pmos晶体管的形成方法 | |
| JP3600476B2 (ja) | 半導体装置の製造方法 | |
| JP2005072405A (ja) | 薄膜の形成方法および半導体装置の製造方法 | |
| CN112864009B (zh) | 半导体器件的制造方法、高k介电结构及其制造方法 | |
| CN100550308C (zh) | 半导体器件制造方法 | |
| US20120329285A1 (en) | Gate dielectric layer forming method | |
| JPH10321740A5 (enExample) | ||
| KR20120054934A (ko) | 고유전상수의 게이트 유전층을 갖는 반도체 소자의 제조방법들 및 그에 의해 제조된 반도체 소자들 | |
| US6207542B1 (en) | Method for establishing ultra-thin gate insulator using oxidized nitride film | |
| KR20040049273A (ko) | 반도체 장치 및 그 제조 방법 | |
| JP2006073796A (ja) | 半導体装置及びその製造方法 | |
| CN101452959A (zh) | 半导体器件及其制造方法 | |
| CN100487877C (zh) | 半导体器件的制造方法 | |
| JP2010165705A (ja) | 半導体装置の製造方法 | |
| CN103794482B (zh) | 金属栅极的形成方法 | |
| CN102683397B (zh) | 金属栅极结构及其制作方法 | |
| TW540111B (en) | Method for making a semiconductor device | |
| TWI517379B (zh) | 金屬閘極結構及其製作方法 | |
| US6399519B1 (en) | Method for establishing ultra-thin gate insulator having annealed oxide and oxidized nitride | |
| JP2001119021A (ja) | 半導体装置の製造方法 | |
| CN107305842B (zh) | 栅介电层的制造方法 | |
| JP5121142B2 (ja) | 半導体装置の製造方法 |