JP2001044294A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法Info
- Publication number
- JP2001044294A JP2001044294A JP11218503A JP21850399A JP2001044294A JP 2001044294 A JP2001044294 A JP 2001044294A JP 11218503 A JP11218503 A JP 11218503A JP 21850399 A JP21850399 A JP 21850399A JP 2001044294 A JP2001044294 A JP 2001044294A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- gate structure
- semiconductor device
- oxide film
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0135—Manufacturing their gate conductors
- H10D84/0137—Manufacturing their gate conductors the gate conductors being silicided
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11218503A JP2001044294A (ja) | 1999-08-02 | 1999-08-02 | 半導体装置およびその製造方法 |
| US09/494,785 US6299314B1 (en) | 1999-08-02 | 2000-01-31 | Semiconductor device with electrical isolation means |
| KR1020000026893A KR100362336B1 (ko) | 1999-08-02 | 2000-05-19 | 반도체 장치 및 그 제조 방법 |
| TW089109648A TW507329B (en) | 1999-08-02 | 2000-05-19 | Semiconductor device |
| US09/927,635 US6468857B2 (en) | 1999-08-02 | 2001-08-13 | Method for forming a semiconductor device having a plurality of circuits parts |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11218503A JP2001044294A (ja) | 1999-08-02 | 1999-08-02 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001044294A true JP2001044294A (ja) | 2001-02-16 |
| JP2001044294A5 JP2001044294A5 (enExample) | 2006-08-31 |
Family
ID=16720957
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11218503A Pending JP2001044294A (ja) | 1999-08-02 | 1999-08-02 | 半導体装置およびその製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6299314B1 (enExample) |
| JP (1) | JP2001044294A (enExample) |
| KR (1) | KR100362336B1 (enExample) |
| TW (1) | TW507329B (enExample) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003023111A (ja) * | 2001-07-06 | 2003-01-24 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| US6849484B2 (en) | 2002-11-18 | 2005-02-01 | Renesas Technology Corp. | Method of manufacturing semiconductor device |
| JP2005064127A (ja) * | 2003-08-08 | 2005-03-10 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2007214538A (ja) * | 2006-01-11 | 2007-08-23 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2008311457A (ja) * | 2007-06-15 | 2008-12-25 | Renesas Technology Corp | 半導体装置の製造方法 |
| JP2010067645A (ja) * | 2008-09-08 | 2010-03-25 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2013098374A (ja) * | 2011-11-01 | 2013-05-20 | Fujitsu Semiconductor Ltd | 半導体装置の製造方法 |
| JP2023071588A (ja) * | 2021-11-11 | 2023-05-23 | 台湾積體電路製造股▲ふん▼有限公司 | Cmosイメージセンサおよびその製造方法 |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4618914B2 (ja) * | 2001-03-13 | 2011-01-26 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US6524938B1 (en) * | 2002-02-13 | 2003-02-25 | Taiwan Semiconductor Manufacturing Company | Method for gate formation with improved spacer profile control |
| JP4094376B2 (ja) * | 2002-08-21 | 2008-06-04 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US20060108616A1 (en) * | 2004-11-22 | 2006-05-25 | Himax Technologies, Inc. | High-voltage metal-oxide-semiconductor transistor |
| US20060157819A1 (en) * | 2005-01-20 | 2006-07-20 | Bing-Chang Wu | Efuse structure |
| US20070048076A1 (en) * | 2005-08-31 | 2007-03-01 | To Chun Y | Fastening system for a ring binder mechanism |
| US7485934B2 (en) * | 2005-10-25 | 2009-02-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated semiconductor structure for SRAM cells |
| US20090142915A1 (en) * | 2007-12-04 | 2009-06-04 | Weize Xiong | Gate structure and method of forming the same |
| DE102008012858B4 (de) * | 2008-03-06 | 2016-08-04 | Infineon Technologies Austria Ag | Halbleiterbauelement mit einem das Halbleiterbauelement durchdringenden Isoliergraben und metallischen Bahnen zur galvanisch getrennten Signalübertragung und Verfahren zu dessen Herstellung |
| JP2012064854A (ja) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | 半導体装置 |
| KR101797964B1 (ko) * | 2010-10-01 | 2017-11-15 | 삼성전자주식회사 | 반도체 장치의 제조 방법 및 그 방법으로 제조된 반도체 장치 |
| US9748232B2 (en) * | 2014-12-31 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device structure and method for forming the same |
| KR102320047B1 (ko) | 2017-07-05 | 2021-11-01 | 삼성전자주식회사 | 집적회로 소자 및 그 제조 방법 |
| US12142686B2 (en) | 2021-05-26 | 2024-11-12 | Globalfoundries U.S. Inc. | Field effect transistor |
| US11764225B2 (en) * | 2021-06-10 | 2023-09-19 | Globalfoundries U.S. Inc. | Field effect transistor with shallow trench isolation features within source/drain regions |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0493036A (ja) * | 1990-08-09 | 1992-03-25 | Nec Corp | 半導体集積回路装置 |
| JPH05102428A (ja) * | 1991-10-07 | 1993-04-23 | Sony Corp | 半導体メモリ装置及びその製造方法 |
| JPH0955440A (ja) * | 1995-08-17 | 1997-02-25 | Sony Corp | 半導体装置及び半導体装置の製造方法 |
| JPH0974143A (ja) * | 1995-09-07 | 1997-03-18 | Sony Corp | 半導体装置及びその製造方法 |
| JPH09326440A (ja) * | 1996-06-04 | 1997-12-16 | Sony Corp | 半導体装置の製造方法 |
| JPH1012747A (ja) * | 1996-06-25 | 1998-01-16 | Sony Corp | 半導体装置の製造方法 |
| JPH1056078A (ja) * | 1996-08-08 | 1998-02-24 | Fujitsu Ltd | 半導体装置 |
| JPH10223770A (ja) * | 1997-02-10 | 1998-08-21 | Toshiba Corp | 半導体装置及びその製造方法 |
| JPH10261646A (ja) * | 1997-03-19 | 1998-09-29 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| JPH1117027A (ja) * | 1997-06-19 | 1999-01-22 | Hitachi Ltd | 半導体記憶装置及びその製造方法 |
| JPH11163281A (ja) * | 1997-11-26 | 1999-06-18 | Toshiba Corp | 半導体装置の製造方法 |
| JPH11191615A (ja) * | 1997-07-19 | 1999-07-13 | United Microelectron Corp | 埋込み型dramのためのプロセス及び構造 |
| JPH11345887A (ja) * | 1998-03-31 | 1999-12-14 | Seiko Epson Corp | 半導体装置およびその製造方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0923005A (ja) | 1995-07-06 | 1997-01-21 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| US6917083B1 (en) * | 1995-07-27 | 2005-07-12 | Micron Technology, Inc. | Local ground and VCC connection in an SRAM cell |
| JP3781136B2 (ja) | 1996-06-17 | 2006-05-31 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US5849621A (en) * | 1996-06-19 | 1998-12-15 | Advanced Micro Devices, Inc. | Method and structure for isolating semiconductor devices after transistor formation |
| US5792684A (en) * | 1997-04-21 | 1998-08-11 | Taiwan Semiconductor Manufacturing Company Ltd | Process for fabricating MOS memory devices, with a self-aligned contact structure, and MOS logic devices with salicide, both on a single semiconductor chip |
| US5863820A (en) * | 1998-02-02 | 1999-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integration of sac and salicide processes on a chip having embedded memory |
| US6037222A (en) * | 1998-05-22 | 2000-03-14 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a dual-gate dielectric module for memory embedded logic using salicide technology and polycide technology |
-
1999
- 1999-08-02 JP JP11218503A patent/JP2001044294A/ja active Pending
-
2000
- 2000-01-31 US US09/494,785 patent/US6299314B1/en not_active Expired - Lifetime
- 2000-05-19 KR KR1020000026893A patent/KR100362336B1/ko not_active Expired - Fee Related
- 2000-05-19 TW TW089109648A patent/TW507329B/zh not_active IP Right Cessation
-
2001
- 2001-08-13 US US09/927,635 patent/US6468857B2/en not_active Expired - Lifetime
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0493036A (ja) * | 1990-08-09 | 1992-03-25 | Nec Corp | 半導体集積回路装置 |
| JPH05102428A (ja) * | 1991-10-07 | 1993-04-23 | Sony Corp | 半導体メモリ装置及びその製造方法 |
| JPH0955440A (ja) * | 1995-08-17 | 1997-02-25 | Sony Corp | 半導体装置及び半導体装置の製造方法 |
| JPH0974143A (ja) * | 1995-09-07 | 1997-03-18 | Sony Corp | 半導体装置及びその製造方法 |
| JPH09326440A (ja) * | 1996-06-04 | 1997-12-16 | Sony Corp | 半導体装置の製造方法 |
| JPH1012747A (ja) * | 1996-06-25 | 1998-01-16 | Sony Corp | 半導体装置の製造方法 |
| JPH1056078A (ja) * | 1996-08-08 | 1998-02-24 | Fujitsu Ltd | 半導体装置 |
| JPH10223770A (ja) * | 1997-02-10 | 1998-08-21 | Toshiba Corp | 半導体装置及びその製造方法 |
| JPH10261646A (ja) * | 1997-03-19 | 1998-09-29 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| JPH1117027A (ja) * | 1997-06-19 | 1999-01-22 | Hitachi Ltd | 半導体記憶装置及びその製造方法 |
| JPH11191615A (ja) * | 1997-07-19 | 1999-07-13 | United Microelectron Corp | 埋込み型dramのためのプロセス及び構造 |
| JPH11163281A (ja) * | 1997-11-26 | 1999-06-18 | Toshiba Corp | 半導体装置の製造方法 |
| JPH11345887A (ja) * | 1998-03-31 | 1999-12-14 | Seiko Epson Corp | 半導体装置およびその製造方法 |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003023111A (ja) * | 2001-07-06 | 2003-01-24 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| US6849484B2 (en) | 2002-11-18 | 2005-02-01 | Renesas Technology Corp. | Method of manufacturing semiconductor device |
| JP2005064127A (ja) * | 2003-08-08 | 2005-03-10 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2007214538A (ja) * | 2006-01-11 | 2007-08-23 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2008311457A (ja) * | 2007-06-15 | 2008-12-25 | Renesas Technology Corp | 半導体装置の製造方法 |
| JP2010067645A (ja) * | 2008-09-08 | 2010-03-25 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| JP2013098374A (ja) * | 2011-11-01 | 2013-05-20 | Fujitsu Semiconductor Ltd | 半導体装置の製造方法 |
| JP2023071588A (ja) * | 2021-11-11 | 2023-05-23 | 台湾積體電路製造股▲ふん▼有限公司 | Cmosイメージセンサおよびその製造方法 |
| JP7513671B2 (ja) | 2021-11-11 | 2024-07-09 | 台湾積體電路製造股▲ふん▼有限公司 | Cmosイメージセンサおよびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US6299314B1 (en) | 2001-10-09 |
| TW507329B (en) | 2002-10-21 |
| US6468857B2 (en) | 2002-10-22 |
| KR20010020858A (ko) | 2001-03-15 |
| KR100362336B1 (ko) | 2002-11-23 |
| US20020028569A1 (en) | 2002-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001044294A (ja) | 半導体装置およびその製造方法 | |
| JP5299422B2 (ja) | 半導体装置およびその製造方法 | |
| US7094652B2 (en) | Semiconductor device and method of manufacturing the same | |
| CN102737975B (zh) | 与有源区重叠的poly切口的布局 | |
| US8043900B2 (en) | Semiconductor integrated circuit device and a method of manufacturing the same | |
| US20240047214A1 (en) | Mask layout, semiconductor device and manufacturing method using the same | |
| KR20050004681A (ko) | 불휘발성 메모리를 갖는 반도체 장치 및 그 제조 방법 | |
| CN101090116A (zh) | 半导体装置及其制造方法 | |
| JP2009032788A (ja) | 半導体装置 | |
| US7393737B2 (en) | Semiconductor device and a method of manufacturing the same | |
| US20110037116A1 (en) | Semiconductor device and method of manufacturing the same | |
| US20250151364A1 (en) | Integrated circuit with continuous active region and raised source/drain region | |
| TWI890084B (zh) | 電晶體結構和用以形成反相器的電晶體 | |
| KR100280167B1 (ko) | 반도체장치 및 그 제조방법 | |
| US7030030B2 (en) | Method of manufacturing a semiconductor integrated circuit device having a plurality of wiring layers and mask-pattern generation method | |
| US20050205938A1 (en) | Semiconductor device and method of manufacture the same | |
| KR100318458B1 (ko) | 에스오아이소자의소자분리방법 | |
| KR20100007247A (ko) | 배선 구조체 및 이를 채택하는 전자 소자 | |
| KR100418567B1 (ko) | 각기 다른 반도체층 상에 nmos 트랜지스터 및pmos 트랜지스터를 구비하는 2-입력 노어 게이트 및그 제조 방법 | |
| JP2005166822A (ja) | 不揮発性メモリを含む半導体装置及びその製造方法 | |
| JPH11354783A (ja) | 半導体装置 | |
| JP2993041B2 (ja) | 相補型mos半導体装置 | |
| US20080237801A1 (en) | Semiconductor device | |
| KR0147776B1 (ko) | 씨모드 인버터의 결선방법 | |
| JP2007067440A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060719 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060719 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090701 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091203 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100518 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100524 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20100921 |