Classifications

• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
  • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
  • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
  • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
  • G09G3/3611—Control of matrices with row and column drivers
  • G09G3/3648—Control of matrices with row and column drivers using an active matrix
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
  • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
  • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
  • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
  • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
  • G09G3/3611—Control of matrices with row and column drivers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
  • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
  • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
  • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
  • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
  • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G2300/00—Aspects of the constitution of display devices
  • G09G2300/04—Structural and physical details of display devices
  • G09G2300/0404—Matrix technologies
  • G09G2300/0408—Integration of the drivers onto the display substrate
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G2320/00—Control of display operating conditions
  • G09G2320/04—Maintaining the quality of display appearance
  • G09G2320/043—Preventing or counteracting the effects of ageing
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
  • G09G2330/02—Details of power systems and of start or stop of display operation
  • G09G2330/021—Power management, e.g. power saving
  • G09G2330/022—Power management, e.g. power saving in absence of operation, e.g. no data being entered during a predetermined time
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G2340/00—Aspects of display data processing
  • G09G2340/04—Changes in size, position or resolution of an image
  • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
  • G09G2340/0435—Change or adaptation of the frame rate of the video stream
• • G—PHYSICS
  • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
  • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
  • G09G2360/00—Aspects of the architecture of display systems
  • G09G2360/14—Detecting light within display terminals, e.g. using a single or a plurality of photosensors
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
  • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
  • Y02D30/00—Reducing energy consumption in communication networks
  • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Definitions

• the present invention relates to a display device.
• the present invention relates to a display device in which input of image signals to a pixel portion can be controlled.
• the display device includes a pixel portion and a driver circuit which controls image display in the pixel portion. Specifically, in the display device, display is performed in such a manner that image signals input to a plurality of pixels arranged in matrix in the pixel portion are controlled by the driver circuit.
• Patent Document 1 a technique by which power consumption of a liquid crystal display device is reduced is disclosed in Patent Document 1. Specifically, a liquid crystal display device is disclosed in which all data signal lines are electrically separated from a data signal driver to be in a high-impedance state (also referred to as an indefinite state and a floating state) during an idle period in which all scan lines and data signal lines are in a non-selected state.
• a high-impedance state also referred to as an indefinite state and a floating state
• Patent Document 1 Japanese Published Patent Application No. 2001-312253
• an object of one embodiment of the present invention is to reduce power consumption of a display device with the use of a simple structure and a simple operation.
• the above object can be achieved in such a manner that an input device is provided in a display device and input of an image signal to a driver circuit is controlled in accordance with an image operation signal output from the input device.
• One embodiment of the present invention is a display device in which input of image signals to a pixel portion is controlled by a driver circuit to perform image display.
• the display device includes an input device which outputs an image operation signal; a signal detection circuit which detects the image operation signal and outputs a detection signal; a signal generation circuit which generates a reference image signal; a signal extraction circuit to which the reference image signal is input and which outputs an extracted image signal which is formed by extracting part of the reference image signal; and a first relay circuit and a second relay circuit to each of which the detection signal is input.
• the reference image signal which is input through the first relay circuit when the image operation signal is detected by the signal detection circuit is selected as the image signal
• the extracted image signal which is input through the second relay circuit when the image operation signal is not detected by the signal detection circuit is selected as the image signal
• an image signal output from a driver circuit can be selected in accordance with the operation of an input device. Specifically, input of image signals at the time when the input device is not operated is less frequent than that at the time when the input device is operated. Accordingly, display degradation (deterioration of display quality) caused when the display device is used can be prevented and power consumed when the display device is not used can be reduced.
• FIG 1 is a diagram illustrating a display device according to Embodiment 1.
• FIGS. 2A and 2B are flowcharts each illustrating a display device according to
• FIGS. 3A and 3B are diagrams each illustrating a display device according to Embodiment 1.
• FIGS. 4A to 4F are diagrams each illustrating a display device according to Embodiment 1.
• FIGS. 5A and 5B are diagrams each illustrating a display device according to Embodiment 1.
• FIGS. 6A to 6D are views each illustrating a transistor according to Embodiment 2.
• FIGS. 7A to 7E are views illustrating a transistor according to Embodiment 3.
• FIGS. 8A and 8B are views each illustrating a display device according to Embodiment 4.
• FIGS. 9A to 9D are diagrams illustrating electronic devices according to Embodiment 5.
• a display device that is one embodiment of the present invention will be described. Specifically, a display device in which input of image signals to a pixel portion is controlled by a driver circuit to perform image display will be described with reference to FIG 1, FIGS. 2A and 2B, FIGS. 3A and 3B, FIGS. 4A to 4F, and FIGS. 5A and 5B.
• FIG 1 is a block diagram illustrating a structure of a display device in this embodiment.
• the display device illustrated in FIG 1 includes a pixel portion 10; a driver circuit 11 which controls input of image signals to the pixel portion 10; an input device 12 which outputs an image operation signal; a processor 13 to which the image operation signal is input; and a relay circuit (also referred to as a switch circuit) 14 and a relay circuit (also referred to as a switch circuit) 15 which control input of a variety of signals, which are output from the processor 13, to the driver circuit 11.
• the image operation signal is a signal which is output when the input device 12 is operated by a user and which controls display in the pixel portion 10.
• Specific examples of the input device 12 include a keyboard, a mouse, a touchpad, and the like.
• the processor 13 includes a signal detection circuit 16 which detects an image operation signal output from the input device 12 and outputs a detection signal; a signal generation circuit 17 which generates a reference image signal on the basis of the image operation signal or the like; and a signal extraction circuit 18 to which the reference image signal is input and which outputs an extracted image signal.
• the detection signal is a binary signal (a signal indicating that an image operation signal is "input” or "not input” to the processor 13).
• the reference image signal is an image signal which has a specific frame frequency and the extracted image signal is an image signal which is formed by extracting part of the reference image signal.
• an image signal with a frame frequency (also referred to as a refresh rate) of 60 Hz can be used as the reference image signal
• an image signal with a frame frequency (also referred to as a refresh rate) of 1 Hz can be used as the extracted image signal.
• a period of the reference image signal of one frame and that of the extracted image signal of one frame are the same.
• the extracted image signal is not a signal of the reference image of one frame, which shows an image of one frame for one second but a signal which is identical to a signal of 1/60 seconds of the reference image signal.
• the extracted image signal has a period in which the extracted image signal is identical to the reference image signal and a period in which there is no signal.
• the relay circuit 14 is a circuit which controls input of a reference image signal to the driver circuit 11.
• the relay circuit 15 is a circuit which controls input of an extracted image signal to the driver circuit 11.
• the operations of the relay circuit 14 and the relay circuit 15 are controlled by a detection signal. Specifically, a reference image signal is input to the driver circuit 11 through the relay circuit 14 when an image operation signal is detected by the signal detection circuit 16; an extracted image signal is input to the driver circuit 11 through the relay circuit 15 when the image operation signal is not detected. In other words, a signal to be input to the driver circuit 11 is selected by a detection signal.
• FIG. 1 The operation of the display device illustrated in FIG. 1 will be described with reference to flowcharts of FIGS. 2A and 2B. Note that the operation illustrated in the flowchart of FIG 2A and that illustrated in the flowchart of FIG. 2B are performed in parallel with each other in the display device illustrated in FIG 1.
• a reference image signal is first generated by the signal generation circuit 17. Then, the reference image signal is input to the driver circuit 11 when an image operation signal input from the input device 12 is detected by the signal detection circuit 16, whereas input of the reference image signal to the driver circuit 11 is blocked by the relay circuit 14 when the image operation signal is not detected by the signal detection circuit 16.
• a reference image signal is first generated by the signal generation circuit 17. Then, an extracted image signal is generated by the signal extraction circuit 18 on the basis of the reference image signal. Then, input of the extracted image signal to the driver circuit 11 is blocked by the relay circuit 15 when an image operation signal is detected by the signal detection circuit 16, whereas an extracted image signal is input to the driver circuit 11 when the image operation signal is not detected by the signal detection circuit 16.
• image signals input to the driver circuit 11 can be correlated with the operation of the input device 12 (detection of an image operation signal).
• display can be performed by inputting reference image signals to the pixel portion 10
• display can be performed by inputting extracted image signals to the pixel portion 10. Accordingly, display degradation (deterioration of display quality) caused when the display device is used can be prevented and power consumed when the display device is not used can be reduced.
• circuits having functions as switches can be used as the relay circuit 14, the relay circuit 15, and the signal extraction circuit 18 which are included in the display device illustrated in FIG 1.
• the switching operations of the relay circuit 14 and the relay circuit 15 are each controlled in accordance with a detection signal output from the signal detection circuit 16.
• the signal extraction circuit 18 does not depend on a detection signal but the switching operation thereof is controlled periodically.
• the switch can control electrical connection. Specific examples of the switch include a transistor, a micro electro mechanical system (MEMS) switch, and the like.
• MEMS micro electro mechanical system
• FIG 3B illustrates a specific example of the operation of each of the relay circuit 14, the relay circuit 15, and the signal extraction circuit 18 in the case where these circuits are regarded as switches.
• a detection signal output from the signal detection circuit 16 is generated by an operation by a user.
• a state in which an image operation signal is detected (Detect) and a state in which an image operation signal is not detected (Not Detected; ND) are irregularly changed.
• the relay circuit 14 and the relay circuit 15 function as switches which perform the switching operations in accordance with the change of the detection signal.
• the relay circuit 14 functions as a switch which is turned on (On) in a period (Detect) in which an image operation signal is detected and is turned off (Off) in a period (Not Detected; ND) in which an image operation signal is not detected.
• the relay circuit 15 functions as a switch which is turned off (Off) in the period (Detect) in which the image operation signal is detected and is turned on (On) in the period (Not Detected; ND) in which the image operation signal is not detected.
• an extracted image signal output from the signal extraction circuit 18 is a signal which is formed by extracting part of a reference image signal.
• the extracted image signal can be generated by selectively outputting a reference image signal input to the signal extraction circuit 18.
• FIG 3B illustrates an example in which the signal extraction circuit 18 functions as a switch which is turned on (On) periodically (in Period Tl, Period T3, and Period T5).
• a reference image signal and an extracted image signal are identical image signals in Period Tl, Period T3, and Period T5. Note that the lengths of Period Tl, Period T3, and Period T5 in FIG 3B are the same.
• a period (Period T2, Period T4, and Period T6) in which the signal extraction circuit 18 is in an off state (Off) an extracted image signal is in a high-impedance state (Z).
• FIG 3B signals input to the driver circuit 11 at the time when the relay circuit 14, the relay circuit 15, and the signal extraction circuit 18 operate as illustrated in FIG 3B are also illustrated.
• the signal input to the driver circuit 11 in each period will be described in detail below.
• an image signal is input to the driver circuit 11.
• the image signal in Period tl is a reference image signal which is input through the relay circuit 14.
• the input of the reference image signal to the driver circuit 11 results from detection of an image operation signal by the signal detection circuit 16.
• an image signal is not input to the driver circuit 11. This results from the fact that an image operation signal is not detected by the signal detection circuit 16 in Period t2 and the fact that the signal extraction circuit 18 functions as a switch which is turned off (Off) in Period t2. Note that an image signal is not input to the driver circuit 11 only in the case of the above-described states.
• an image signal is input to the driver circuit 11.
• the image signal in Period t3 is an extracted image signal input through the relay circuit 15.
• the input of the extracted image signal to the driver circuit 11 results from the fact that an image operation signal is not detected by the signal detection circuit 16 and the fact that the signal extraction circuit 18 functions as a switch which is turned on (On) in Period t3.
• Period t4 an image signal is not input to the driver circuit 11 (refer to the description of Period t2).
• Period t5 an image signal is input to the driver circuit 11 (refer to the description of Period tl).
• Period t6 an image signal is input to the driver circuit 11 (refer to the description of Period t3).
• Period t7 an image signal is not input to the driver circuit 11 (refer to the description of Period t2).
• the signal detection circuit 16 which detects an image operation signal output from the input device 12 and outputs a binary signal; two switches (the relay circuit 14 and the relay circuit 15) the switching operations of which are controlled by the signals output from the signal detection circuit 16; and a switch (the signal extraction circuit 18) the switching operation of which is set in advance allow a reduction in power consumption.
• the display device illustrated in FIGS. 3 A and 3B is a display device the power consumption of which can be reduced with a simple structure and a simple operation.
• an image signal has a specific frame frequency.
• an image signal with a frame frequency of 60 Hz one image is formed, in the pixel portion 10, using an image signal of 1/60 seconds (about 0.0167 seconds).
• a detection signal is not synchronized with the frame frequency. For that reason, input of the image signal is blocked during the formation of one image if the structure is employed in which the signal input to the driver circuit 11 is changed at the same time as the change of the detection signal. As a result, display quality of the display device might be deteriorated. Specifically, this problem might occur at the boundary between Period tl and Period t2, or the like in the operations illustrated in FIG 3B.
• the signal detection circuit 16 periodically detects an image operation signal and includes a signal detection portion 21 which outputs a detection signal and a latch portion 22 to which the detection signal is input
• the holding period can be provided.
• the latch portion 22 is a circuit which can control an output signal on the basis of signals which are discontinuously input and can continuously output the output signals (hold the output signal).
• the signal output to the latch portion 22 is a detection signal.
• the operation of the signal detection circuit 16 illustrated in FIG 4 A will be described with reference to FIG 4B.
• the signal detection circuit 16 illustrated in FIG 4A at the timing when each of Frame Period Fl to Frame Period F8 starts, an image operation signal is detected and the detection result is output to the latch portion 22. Accordingly, even in the case where input of the image operation signal stops during the frame period (during Frame Period F4 in FIG 4B), the timing at which the detection signal is changed can be the same as the timing at which another frame period starts.
• the signal detection circuit 16 includes, as illustrated in FIG 4C, a memory portion 23, the signal detection portion 21 which detects an image operation signal from the memory portion 23 and outputs a detection signal, and the latch portion 22 to which a signal output from the signal detection portion 21 is input, an image signal input to the driver circuit 11 can be controlled without missing the input of the image operation signal.
• the memory portion 23 can store an image operation signal in a specific period.
• FIG 4D illustrates a specific example of the above-described case.
• a reset portion 24 may be provided in which a signal output to the latch portion 22 is reset after the signal output to the latch portion 22 is held for a certain period (a detection signal is changed in a state in which an image operation signal is not detected (Not Detected; ND) (see FIGS. 4E and 4F).
• an extracted image signal be generated by the signal extraction circuit 18 in consideration of the frame frequency of a reference image signal so that the above-described problem (i.e., a defect that input of an image signal is blocked during the formation of one image) is not caused.
• the signal extraction circuit 18 serve as a circuit which functions as a switch which is turned on at the same time as the start of a frame period and keeps the on state for a period which is as long as the frame period or a period which is an integral multiple of the frame period.
• the pixel portion 10, the driver circuit 11, the relay circuit 14, and the relay circuit 15 can be formed over one substrate 30.
• the pixel portion 10, part of the driver circuit 11, the relay circuit 14, and the relay circuit 15 can be formed over one substrate.
• a structure in which the driver circuit 11 includes the relay circuit 14 and the relay circuit 15 may be employed. Note that in the structure illustrated in FIG 5B, the pixel portion 10 and the driver circuit 11 can be formed over one substrate. Alternatively, the pixel portion 10 and part of the driver circuit 11 can be formed over one substrate.
• a structure can be employed in which input of a variety of control signals for controlling the driver circuit 11 (e.g., start pulse (SP), clock (CK), power supply potential (Vdd), and power supply potential (Vss)) to the driver circuit 11 is also performed by the relay circuit 14 and the relay circuit 15.
• SP start pulse
• CK clock
• Vdd power supply potential
• Vss power supply potential
• Embodiment 1 will be described in detail. Specifically, an example of a transistor included in the display device will be described with reference to FIGS. 6A to 6D.
• the transistor described in this embodiment is preferable as a transistor for controlling input of an image signal, which is provided in each pixel in the display device described in Embodiment 1.
• a transistor 410 illustrated in FIG 6A is one of bottom-gate transistors and is also called an inverted staggered transistor.
• the transistor 410 includes, over a substrate 400 having an insulating surface, a gate electrode layer 401, a gate insulating layer 402, an oxide semiconductor layer 403, a source electrode layer 405a, and a drain electrode layer 405b. Further, an insulating layer 407 stacked over the oxide semiconductor layer 403 is provided so as to cover the transistor 410. Further, a protective insulating layer 409 is formed over the insulating layer 407.
• a transistor 420 illustrated in FIG 6B is one of bottom-gate transistors called channel-protective (channel-stop) transistors and is also called an inverted staggered transistor.
• the transistor 420 includes, over the substrate 400 having an insulating surface, the gate electrode layer 401, the gate insulating layer 402, the oxide semiconductor layer 403, an insulating layer 427 which functions as a channel protective layer for covering a channel formation region of the oxide semiconductor layer 403, the source electrode layer 405a, and the drain electrode layer 405b. Further, the protective insulating layer 409 is formed so as to cover the transistor 420.
• a transistor 430 illustrated in FIG. 6C is a bottom-gate transistor.
• the transistor 430 includes, over the substrate 400 having an insulating surface, the gate electrode layer 401, the gate insulating layer 402, the source electrode layer 405a, the drain electrode layer 405b, and the oxide semiconductor layer 403. Further, the insulating layer 407 which is in contact with the oxide semiconductor layer 403 and covers the transistor 430 is provided. Further, the protective insulating layer 409 is formed over the insulating layer 407.
• the gate insulating layer 402 is provided on and in contact with the substrate 400 and the gate electrode layer 401; the source electrode layer 405a and the drain electrode layer 405b are provided on and in contact with the gate insulating layer 402. Further, the oxide semiconductor layer 403 is provided over the gate insulating layer 402, the source electrode layer 405a, and the drain electrode layer 405b.
• a transistor 440 illustrated in FIG 6D is one of top-gate transistors.
• the transistor 440 includes, over the substrate 400 having an insulating surface, an insulating layer 437, the oxide semiconductor layer 403, the source electrode layer 405a, the drain electrode layer 405b, the gate insulating layer 402, and the gate electrode layer 401.
• a wiring layer 436a and a wiring layer 436b are provided in contact with and electrically connected to the source electrode layer 405a and the drain electrode layer 405b, respectively.
• the oxide semiconductor layer 403 is used as a semiconductor layer.
• an oxide semiconductor used for the oxide semiconductor layer 403 the following can be used: a four-component metal oxide such as an In-Sn-Ga-Zn-O-based oxide semiconductor; a three-component metal oxide such as an In-Ga-Zn-O-based oxide semiconductor, an In-Sn-Zn-O-based oxide semiconductor, an In-Al-Zn-O-based oxide semiconductor, a Sn-Ga-Zn-O-based oxide semiconductor, an Al-Ga-Zn-O-based oxide semiconductor, or a Sn-Al-Zn-O-based oxide semiconductor; a two-component metal oxide such as an In-Zn-O-based oxide semiconductor, an In-Ga-O-based oxide semiconductor, a Sn-Zn-O-based oxide semiconductor, an Al-Zn-O-based oxide semiconductor, a Zn-Mg-O-based oxide semiconductor, a Sn-Mg-O-based oxide semiconductor,
• the In-Ga-Zn-O-based oxide semiconductor means an oxide containing at least In, Ga, and Zn, and the composition ratio of the elements is not particularly limited. Further, an element other than In, Ga, and Zn may be contained.
• M represents one or more metal elements selected from Ga, Al, Mn, and Co.
• M can be Ga, Ga and Al, Ga and Mn, Ga and Co, and the like.
• a substrate that can be used as the substrate 400 having an insulating surface a glass substrate made of barium borosilicate glass, aluminoborosilicate glass, or the like can be used.
• an insulating film which serves as a base film may be provided between the substrate and the gate electrode layer.
• the base film has a function of preventing diffusion of impurity elements from the substrate and can be formed to have a single-layer structure or a stacked-layer structure using a silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and/or a silicon oxynitride film.
• the gate electrode layer 401 can be formed to have a single-layer structure or a stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as a main component.
• a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as a main component.
• the gate insulating layer 402 can be formed to have a single-layer structure or a stacked-layer structure using a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, an aluminum oxide layer, an aluminum nitride layer, an aluminum oxynitride layer, an aluminum nitride oxide layer, and/or a hafnium oxide layer by a plasma CVD method, a sputtering method, or the like.
• a silicon nitride layer (SiN y (y > 0)) with a thickness of greater than or equal to 50 nm and less than or equal to 200 nm is formed as a first gate insulating layer by a plasma CVD method, and then a silicon oxide layer (SiO x (x > 0)) with a thickness of greater than or equal to 5 nm and less than or equal to 300 nm is stacked as a second gate insulating layer over the first gate insulating layer, so that a gate insulating layer is formed.
• a conductive film used for the source electrode layer 405a and the drain electrode layer 405b for example, an element selected from Al, Cr, Cu, Ta, Ti, Mo, and W, an alloy containing any of these elements as a component, an alloy film in which any of these elements are combined, or the like can be used.
• the conductive film may have a structure in which a high-melting-point metal layer of Ti, Mo, W, or the like is stacked over and/or below a metal layer of Al, Cu, or the like.
• an Al material to which an element (e.g., Si, Nd, or Sc) which prevents generation of hillocks and whiskers in an Al film is added is used, heat resistance can be increased.
• a material similar to that for the source electrode layer 405a and the drain electrode layer 405b can be used for a conductive film used for the wiring layer 436a and the wiring layer 436b which are respectively connected to the source electrode layer 405a and the drain electrode layer 405b.
• the conductive film which serves as the source electrode layer is a conductive film which serves as the source electrode layer
• conductive metal oxide indium oxide (ln 2 0 3 ), tin oxide (SnO?), zinc oxide (ZnO), indium oxide-tin oxide alloy (In 2 0 3 -Sn0 2 ; abbreviated to ITO), indium oxide-zinc oxide alloy (In 2 0 3 -ZnO), or any of these metal oxide materials in which silicon or silicon oxide is contained can be used.
• an inorganic insulating film typical examples of which are a silicon oxide film, a silicon oxynitride film, an aluminum oxide film, and an aluminum oxynitride film, can be used.
• an inorganic insulating film such as a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, or an aluminum nitride oxide film can be used.
• a planarization insulating film may be formed over the protective insulating layer 409 so that surface roughness due to the transistor is reduced.
• an organic material such as polyimide, acrylic, or benzocyclobutene can be used.
• a low-dielectric constant material a low-k material or the like.
• the planarization insulating film may be formed by stacking a plurality of insulating films formed using these materials.
• each of the transistors 410, 420, 430, and 440 including the oxide semiconductor layer 403 current in an off state (i.e., off-state current) is low. Accordingly, when the transistor is in an off state, the leakage of electric charge through the transistor can be controlled.
• the transistor is used as a transistor provided in each pixel, whereby the input frequency of image signals to the pixel can be reduced. In other words, even in the case where a period in which an image signal is not input to the pixel is lengthened, the period can be maintained without deterioration of display quality in the pixel, which results in a reduction in power consumption of the display device described in Embodiment 1.
• the transistor in this embodiment is used as a transistor provided in each pixel, whereby the frame frequency of an extracted image signal can be reduced.
• each of the transistors 410, 420, 430, and 440 including the oxide semiconductor layer 403 can have relatively high field-effect mobility and thus can operate at a high speed.
• the transistor in this embodiment is used as a transistor included in each pixel of a display device, whereby high-definition images can be provided.
• the driver circuit and the relay circuits in the display device described in Embodiment 1 can also be formed using any of the transistors 410, 420, 430, and 440 each including the oxide semiconductor layer 403.
• the expansion of the application range of the transistors makes it possible to reduce the manufacturing cost of the display device.
• FIGS. 7 A to 7E illustrate an example of a cross-sectional structure of a transistor.
• a transistor 510 illustrated in FIGS. 7A to 7E is an inverted staggered transistor having a bottom-gate structure, which is similar to the transistor 410 illustrated in FIG 6A.
• An oxide semiconductor used for a semiconductor layer in this embodiment is made to be an i-type (intrinsic) oxide semiconductor or made to be extremely close to an i-type (intrinsic) oxide semiconductor by being purified by removing hydrogen, which is an n-type impurity, from an oxide semiconductor so that impurities that are not main components of the oxide semiconductor are contained as little as possible.
• the oxide semiconductor in this embodiment has a feature in that it is made to be an i-type (intrinsic) semiconductor or made to be close thereto not by addition of impurities but by being purified by removing impurities such as hydrogen or water as much as possible. Therefore, the oxide semiconductor layer included in the transistor 510 is an oxide semiconductor layer which is a purified and electrically i-type (intrinsic) oxide semiconductor layer.
• a purified oxide semiconductor includes extremely few (close to zero) carriers, and the carrier concentration thereof is lower than 1 x 10 14 /cm 3 , preferably lower than 1 x 10 12 /cm 3 , more preferably lower than 1 x 10 11 /cm 3 .
• the off-state current of the transistor can be reduced. It is preferable that the off-state current be as low as possible.
• the off-state current density per channel width of 1 ⁇ at room temperature can be reduced to less than or equal to 10 aA/ ⁇ (1 x 10 ⁇ 17 ⁇ / ⁇ ), further to less than or equal to 1 aA/ ⁇ (1 x 10 "18 ⁇ / ⁇ ), still further to less than or equal to 10 ⁇ / ⁇ (1 x 10 "20 ⁇ / ⁇ ).
• the on-state current of the transistor 510 including the above-described oxide semiconductor layer hardly depends on temperature and the off-state current remains very low.
• a process for manufacturing the transistor 510 over a substrate 505 will be described below with reference to FIGS. 7 A to 7E.
• a conductive film is formed over the substrate 505 having an insulating surface, and then a gate electrode layer 511 is formed in a first photolithography step.
• a resist mask may be formed by an ink-jet method. Formation of the resist mask by an ink-jet method needs no photomask; thus, the manufacturing cost can be reduced.
• the substrate 505 having an insulating surface a substrate similar to that used as the substrate 400 described in Embodiment 2 can be used.
• a glass substrate is used as the substrate 505.
• An insulating film which serves as a base film may be provided between the substrate 505 and the gate electrode layer 511.
• the base film has a function of preventing diffusion of impurity elements from the substrate 505 and can be formed to have a single-layer structure or a stacked-layer structure using a silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and/or a silicon oxynitride film.
• the gate electrode layer 511 can be formed to have a single-layer structure or stacked-layer structure using a metal material such as molybdenum, titanium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy which contains any of these materials as a main component.
• a metal material such as molybdenum, titanium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy which contains any of these materials as a main component.
• the gate insulating layer 507 can be formed to have a single-layer structure or a stacked-layer structure using a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, an aluminum oxide layer, an aluminum nitride layer, an aluminum oxynitride layer, an aluminum nitride oxide layer and/or a hafnium oxide layer by a plasma CVD method, a sputtering method, or the like.
• an oxide semiconductor which is made to be i-type or substantially i-type by removing impurities is used as the oxide semiconductor in this embodiment.
• Such a purified oxide semiconductor is highly sensitive to an interface state and interface charge; thus, an interface between the oxide semiconductor layer and the gate insulating layer is important. For that reason, the gate insulating layer that is to be in contact with the purified oxide semiconductor needs to have high quality.
• high-density plasma CVD using a microwave is preferably used, in which case an insulating layer which is dense, has high withstand voltage, and has high quality can be formed.
• the purified oxide semiconductor and the high-quality gate insulating layer are in close contact with each other, whereby the interface state can be reduced and favorable interface characteristics can be obtained.
• a film formation method such as a sputtering method or a plasma CVD method can be employed as long as the method enables formation of a good-quality insulating layer as a gate insulating layer.
• an insulating layer whose film quality and characteristic of the interface with an oxide semiconductor are improved by heat treatment performed after formation of the insulating layer may be formed as a gate insulating layer.
• any insulating layer may be used as long as the insulating layer has characteristics of enabling a reduction in interface state density of the interface between the insulating layer and an oxide semiconductor and formation of a favorable interface as well as having good film quality as a gate insulating layer.
• the substrate 505 over which the gate electrode layer 511 is formed or the substrate 505 over which the gate electrode layer 511 and the gate insulating layer 507 are formed be preheated in a preheating chamber of a sputtering apparatus as pretreatment for the formation of the oxide semiconductor film 530 to eliminate and remove impurities such as hydrogen and moisture adsorbed on the substrate 505.
• a cryopump is preferably used as an evacuation unit provided for the preheating chamber. Note that this preheating treatment can be omitted. Further, this preheating treatment may be performed in a similar manner on the substrate 505 over which layers up to and including a source electrode layer 515a and a drain electrode layer 515b are formed before formation of an insulating layer 516.
• the oxide semiconductor film 530 with a thickness of greater than or equal to 2 nm and less than or equal to 200 nm, preferably greater than or equal to 5 nm and less than or equal to 30 nm is formed (see FIG 7A).
• the oxide semiconductor film 530 is formed by a sputtering method
• powdery substances also referred to as particles or dust
• the reverse sputtering refers to a method in which, without application of voltage to a target side, an RF power source is used for application of voltage to a substrate side in an argon atmosphere to generate plasma in the vicinity of the substrate to modify a surface.
• a nitrogen atmosphere, a helium atmosphere, an oxygen atmosphere, or the like may be used instead of an argon atmosphere.
• any of the oxide semiconductors such as the four-component metal oxide, the three-component metal oxide, the two-component metal oxide, the In-O-based oxide semiconductor, the Sn-O-based oxide semiconductor, and the Zn-O-based oxide semiconductor which are given in Embodiment 2 can be used. Further, Si0 2 may be contained in the above oxide semiconductor.
• the oxide semiconductor film 530 is formed with the use of an In-Ga-Zn-O-based metal oxide target by a sputtering method.
• FIG 7A is a cross-sectional view at this stage.
• the oxide semiconductor film 530 can be formed by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere of a rare gas and oxygen.
• a metal oxide target having a composition ratio of In to Ga and Zn of 1:1:1 [atom] or a composition ratio of In to Ga and Zn of 1:1:2 [atom] may be used.
• the filling factor of the metal oxide target is greater than or equal to 90 % and less than or equal to 100 %, preferably greater than or equal to 95 % and less than or equal to 99.9 %. With the use of a metal oxide target with a high filling factor, a dense oxide semiconductor film is formed.
• a high-purity gas from which impurities such as hydrogen, water, hydroxyl group, or hydride have been removed be used as a sputtering gas used for the formation of the oxide semiconductor film 530.
• the substrate is held in a deposition chamber kept under reduced pressure, and the substrate temperature is set to temperatures higher than or equal to 100 °C and lower than or equal to 600 °C, preferably higher than or equal to 200 °C and lower than or equal to 400 °C.
• the substrate temperature is set to temperatures higher than or equal to 100 °C and lower than or equal to 600 °C, preferably higher than or equal to 200 °C and lower than or equal to 400 °C.
• an entrapment vacuum pump such as a cryopump, an ion pump, or a titanium sublimation pump is preferably used.
• the evacuation unit may be a turbo pump provided with a cold trap.
• a hydrogen atom, a compound containing a hydrogen atom, such as water (H 2 0), (more preferably, also a compound containing a carbon atom), and the like are removed, whereby the concentration of impurities in the oxide semiconductor film formed in the deposition chamber can be reduced.
• the deposition condition As an example of the deposition condition, the following conditions are employed: the distance between the substrate and the target is 100 mm, the pressure is 0.6 Pa, the direct-current (DC) power is 0.5 kW, and the atmosphere is an oxygen (the proportion of oxygen flow: 100 %) atmosphere.
• a pulsed direct-current power source is preferably used, in which case powder substances (also referred to as particles or dust) that are generated in deposition can be reduced and the film thickness can be uniform.
• the oxide semiconductor film 530 is processed into an island-shaped oxide semiconductor layer in a second photolithography step.
• a resist mask for forming the island-shaped oxide semiconductor layer may be formed by an ink-jet method. Formation of the resist mask by an ink-jet method needs no photomask; thus, the manufacturing cost can be reduced.
• a step of forming the contact hole can be performed at the same time as processing of the oxide semiconductor film 530.
• etching of the oxide semiconductor film 530 may be dry etching, wet etching, or both dry etching and wet etching.
• a mixed solution of phosphoric acid, acetic acid, and nitric acid, or the like can be used.
• ITO07N produced by KANTO CHEMICAL CO., INC.
• KANTO CHEMICAL CO., INC. may be used.
• first heat treatment is performed on the oxide semiconductor layer.
• the oxide semiconductor layer can be dehydrated or dehydrogenated by this first heat treatment.
• the temperature of the first heat treatment is higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate.
• the substrate is put in an electric furnace which is a kind of heat treatment apparatus and heat treatment is performed on the oxide semiconductor layer at 450 °C for one hour in a nitrogen atmosphere, and then water or hydrogen is prevented from entering the oxide semiconductor layer with the oxide semiconductor layer not exposed to air; thus, an oxide semiconductor layer 531 is obtained (see FIG 7B).
• a heat treatment apparatus is not limited to an electric furnace, and may include a device for heating an object to be processed by heat conduction or heat radiation from a heating element such as a resistance heating element.
• a heating element such as a resistance heating element.
• an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used.
• An LRTA apparatus is an apparatus for heating an object to be processed by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp.
• a GRTA apparatus is an apparatus for heat treatment using a high-temperature gas.
• the high-temperature gas an inert gas which does not react with an object to be processed by heat treatment, such as nitrogen or a rare gas like argon, is
• GRTA in which the substrate is moved into an inert gas heated to temperatures as high as 650 °C to 700 °C, heated for several minutes, and moved out of the inert gas heated to the high temperature may be performed.
• the first heat treatment it is preferable that water, hydrogen, and the like be not contained in the atmosphere of nitrogen or a rare gas such as helium, neon, or argon. It is preferable that the purity of nitrogen or a rare gas such as helium, neon, or argon which is introduced into a heat treatment apparatus be set to be 6N (99.9999 %) or higher, preferably 7N (99.99999 %) or higher (that is, the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
• a high-purity oxygen gas, a high-purity N 2 0 gas, or ultra-dry air having a dew point lower than or equal to -40 °C, preferably lower than or equal to -60 °C
• the oxygen gas or the N 2 0 gas do not contain water, hydrogen, and the like.
• the oxygen gas or the N 2 0 gas, which is introduced into the heat treatment apparatus has purity of 6N or higher, preferably purity of 7N or higher (that is, the concentration of impurities in the oxygen gas or the N 2 0 gas is 1 ppm or lower, preferably 0.1 ppm or lower).
• Oxygen which is a main component of an oxide semiconductor and has been reduced because of the step of removing impurities through the dehydration or the dehydrogenation is supplied with the use of an effect of an oxygen gas or an N 2 0 gas, whereby the purity of the oxide semiconductor layer is increased and the oxide semiconductor layer is made to be electrically i-type (intrinsic).
• the first heat treatment for the oxide semiconductor layer can also be performed on the oxide semiconductor film 530 which has not been processed into the island-shaped oxide semiconductor layer.
• the substrate is taken out of the heating apparatus after the first heat treatment, and then a photolithography step is performed.
• the first heat treatment may be performed at either of the following timings without limitation to the above-described timing as long as it is performed after the oxide semiconductor layer is formed: after a source electrode layer and a drain electrode layer are formed over the oxide semiconductor layer; and after an insulating layer is formed over the source electrode layer and the drain electrode layer.
• the formation of the contact hole may be performed before or after the first heat treatment is performed on the oxide semiconductor film 530.
• the oxide semiconductor layer is formed through two deposition steps and two heat treatment steps, whereby a thick crystalline region, that is, a crystalline region the c-axis of which is aligned in a direction perpendicular to a surface of the film may be formed even when any of an oxide, a nitride, a metal, and the like is used as a material for a base component.
• a first oxide semiconductor film with a thickness of greater than or equal to 3 nm and less than or equal to 15 nm is formed and then first heat treatment is performed at temperatures higher than or equal to 450 °C and lower than or equal to 850 °C, preferably higher than or equal to 550 °C and lower than or equal to 750 °C in an atmosphere of nitrogen, oxygen, a rare gas, or dry air, whereby a first oxide semiconductor film which includes a crystalline region (including plate-like crystals) in a region including its surface is formed.
• a second oxide semiconductor film which is thicker than the first oxide semiconductor film is formed and then second heat treatment is performed at temperatures higher than or equal to 450 °C and lower than or equal to 850 °C, preferably higher than or equal to 600 °C and lower than or equal to 700 °C, so that crystal growth proceeds upward with the use of the first oxide semiconductor film as a seed of the crystal growth, whereby the whole second oxide semiconductor film is crystallized.
• an oxide semiconductor layer which includes a thick crystalline region may be formed.
• a conductive film which serves as a source electrode layer and a drain electrode layer (including a wiring formed using the same layer as the source electrode layer and the drain electrode layer) is formed over the gate insulating layer 507 and the oxide semiconductor layer 531.
• the conductive film used for the source electrode layer and the drain electrode layer the material used for the source electrode layer 405a and the drain electrode layer 405b described in Embodiment 2 can be used.
• a resist mask is formed over the conductive film and the conductive film is selectively etched, so that a source electrode layer 515a and a drain electrode layer 515b are formed, and then the resist mask is removed (see FIG. 7C).
• Light exposure at the time of the formation of the resist mask in the third photolithography step may be performed with the use of ultraviolet light, KrF laser light, or ArF laser light.
• a channel length I of a transistor that is completed later is determined by a distance between bottom ends of the source electrode layer and the drain electrode layer, which are adjacent to each other over the oxide semiconductor layer 531.
• the light exposure at the time of the formation of the resist mask in the third photolithography step is preferably performed using extreme ultraviolet light having an extremely short wavelength of several nanometers to several tens of nanometers. In the light exposure with extreme ultraviolet light, the resolution is high and the focus depth is large.
• the channel length L of the transistor that is completed later can be greater than or equal to 10 nm and less than or equal to 1000 nm, the operation speed of a circuit can be increased, and power consumption can be reduced because off-state current is extremely low.
• an etching step may be performed with the use of a multi-tone mask which is a light-exposure mask through which light is transmitted to have a plurality of intensities.
• a resist mask formed with the use of a multi-tone mask has a plurality of thicknesses and further can be changed in shape by being etched; thus, the resist mask can be used in a plurality of etching steps for forming different patterns.
• a resist mask corresponding to at least two kinds of different patterns can be formed by one multi-tone mask.
• the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can also be reduced, which results in simplification of a process.
• etching conditions be optimized in order to prevent the oxide semiconductor layer 531 from being etched and divided at the time of etching of the conductive film.
• an ammonium hydrogen peroxide mixture (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used as an etchant.
• plasma treatment may be performed using a gas such as N 2 0, N 2 , or Ar so that water adsorbed on a surface of an exposed portion of the oxide semiconductor layer is removed.
• the insulating layer 516 which serves as a protective insulating film in contact with part of the oxide semiconductor layer is formed without being exposed to air.
• the insulating layer 516 can be formed to a thickness of at least 1 nm by a method in which impurities such as water and hydrogen do not enter the insulating layer 516, such as a sputtering method.
• a method in which impurities such as water and hydrogen do not enter the insulating layer 516 such as a sputtering method.
• impurities such as water and hydrogen do not enter the insulating layer 516
• a sputtering method When hydrogen is contained in the insulating layer 516, entry of the hydrogen to the oxide semiconductor layer or extraction of oxygen in the oxide semiconductor layer by the hydrogen is caused, thereby causing the backchannel of the oxide semiconductor layer to have lower resistance (to have n-type conductivity), so that a parasitic channel might be formed. Therefore, it is important that a formation method in which hydrogen is not used be employed so that the insulating layer 516 contains hydrogen as little as possible.
• a silicon oxide film is formed to a thickness of 200 nm by a sputtering method.
• the substrate temperature at the time of film formation may be higher than or equal to room temperature and lower than or equal to 300 °C and is 100 °C in this embodiment.
• the silicon oxide film can be formed by a sputtering method in a rare gas (typically, argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere of a rare gas and oxygen.
• a silicon oxide target or a silicon target can be used as a target.
• the silicon oxide film can be formed with the use of a silicon target by a sputtering method in an atmosphere containing oxygen.
• an inorganic insulating film which does not contain impurities such as moisture, a hydrogen ion, and OH " and blocks the entry of these impurities from the outside is used.
• a silicon oxide film, a silicon oxynitride film, an aluminum oxide film, an aluminum oxynitride film, or the like is used.
• an entrapment vacuum pump (e.g., a cryopump) is preferably used in order to remove moisture remaining in a deposition chamber used for forming the insulating layer 516.
• the insulating layer 516 is formed in a deposition chamber in which evacuation has been performed with a cryopump, whereby the concentration of impurities in the insulating layer 516 can be reduced.
• a turbo pump provided with a cold trap may be used as an evacuation unit for removing moisture remaining in the deposition chamber used for forming the insulating layer 516.
• a high-purity gas from which impurities such as hydrogen, water, hydroxyl group, or hydride have been removed be used as a sputtering gas for the formation of the insulating layer 516.
• second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at temperatures higher than or equal to 200 °C and lower than or equal to 400 °C, e.g., higher than or equal to 250 °C and lower than or equal to 350 °C).
• the second heat treatment is performed at 250 °C in a nitrogen atmosphere for one hour.
• heat is applied while part of the oxide semiconductor layer (a channel formation region) is in contact with the insulating layer 516.
• the first heat treatment is performed on the oxide semiconductor film, whereby impurities such as hydrogen, moisture, hydroxyl group, or hydride (also referred to as a hydrogen compound) can be intentionally eliminated from the oxide semiconductor layer and oxygen, which is one of main components of the oxide semiconductor but has been reduced through the step of eliminating the impurities, can be supplied.
• impurities such as hydrogen, moisture, hydroxyl group, or hydride (also referred to as a hydrogen compound)
• oxygen which is one of main components of the oxide semiconductor but has been reduced through the step of eliminating the impurities
• impurities such as hydrogen, moisture, hydroxyl group, or hydride contained in the oxide semiconductor layer are diffused to the insulating layer by heat treatment after the formation of the silicon oxide layer, so that the impurities in the oxide semiconductor layer can be further reduced.
• a protective insulating layer 506 may be additionally formed over the insulating layer 516.
• a silicon nitride film is formed by an RF sputtering method. Since an RF sputtering method allows an increase in productivity, it is preferably used as a formation method of the protective insulating layer.
• an inorganic insulating film which does not contain impurities such as moisture and blocks the entry of the impurities from the outside is used; for example, a silicon nitride film, an aluminum nitride film, or the like is used.
• the protective insulating layer 506 is formed of a silicon nitride film (see FIG 7E).
• a silicon nitride film is formed by heating the substrate 505 over which layers up to and including the insulating layer 516 are formed to temperatures in the range of 100 °C to 400 °C; introducing a sputtering gas containing high-purity nitrogen from which hydrogen and moisture have been removed; and using a silicon target.
• the protective insulating layer 506 be formed while moisture remaining in the deposition chamber is removed as in the case of the formation of the insulating layer 516.
• heat treatment may be further performed at temperatures higher than or equal to 100 °C and lower than or equal to 200 °C in air for greater than or equal to 1 hour and less than or equal to 30 hours.
• This heat treatment may be performed at a fixed heating temperature.
• the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from room temperature to temperatures in the range of 100 °C to 200 °C and then decreased to room temperature.
• the transistor including the purified oxide semiconductor layer which is manufactured in accordance with this embodiment, is used, whereby current in an off state (i.e., off-state current) can be further reduced. Accordingly, when the transistor is in an off state, the leakage of electric charge through the transistor can be controlled.
• the transistor is used as a transistor provided in each pixel, whereby the input frequency of image signals to the pixel can be reduced. In other words, even in the case where a period in which an image signal is not input to the pixel is increased, the period can be maintained without deterioration of display quality in the pixel, which results in a reduction in power consumption of the display device described in Embodiment 1.
• the transistor in this embodiment is used as a transistor provided in each pixel, whereby the frame frequency of an extracted image signal can be reduced.
• a transistor including a purified oxide semiconductor layer can have relatively high field-effect mobility and thus can operate at a high speed.
• the transistor in this embodiment is used as a transistor included in each pixel of a display device, whereby high-definition images can be provided.
• driver circuit and the relay circuits in the display device described in Embodiment 1 can also be formed using the transistor including the purified oxide semiconductor layer.
• the expansion of the application range of the transistor makes it possible to reduce the manufacturing cost of the display device.
• FIGS. 8A and 8B a structure of the display device described in the above embodiments, which has a touch panel function, will be described with reference to FIGS. 8A and 8B.
• FIG 8A is a schematic view of a display device in this embodiment.
• FIG. 8A illustrates a structure in which a touchpad 602 stacked on a liquid crystal display panel 601 which is the display device described in Embodiment 1 and they are attached to each other in a housing 603.
• the touchpad 602 can be of resistive type, surface capacitive type, projected capacitive type, or the like as appropriate. Note that in the display device illustrated in FIG 8A, the touchpad 602 corresponds to the input device in the display device described in Embodiment 1.
• the display panel 601 and the touchpad 602 are separately manufactured and then stacked together as illustrated in FIG. 8A, whereby the manufacturing cost of a display device having a touch panel function can be reduced.
• FIG 8B illustrates a structure of a display device having a touch panel function, which is different from that illustrated in FIG. 8A.
• a display device 604 illustrated in FIG 8B includes a photosensor 606 and a liquid crystal element 607 in each of a plurality of pixels 605. Therefore, unlike the display device illustrated in FIG. 8A, the touchpad 602 does not need to be stacked to manufacture the display device, so that the display device can be thin.
• a scan line driver circuit 608, a signal line driver circuit 609, and a photosensor driver circuit 610 and the pixels 605 are manufactured over one substrate, so that the size of the display device can be reduced.
• the photosensor 606 may be formed using amorphous silicon or the like and may overlap with a transistor including an oxide semiconductor.
• FIG 9A illustrates a laptop personal computer, which includes a main body 2201, a housing 2202, a display portion 2203, a keyboard 2204, and the like. [0130]
• FIG 9B illustrates a portable information terminal (PDA), which includes a main body 2211 provided with a display portion 2213, an external interface 2215, operation buttons 2214, and the like.
• PDA portable information terminal
• a stylus 2212 is included as an accessory for operation.
• FIG. 9C illustrates an e-book reader 2220 as an example of an electronic device equipped with an electronic paper.
• the e-book reader 2220 includes two housings: a housing 2221 and a housing 2223.
• the housings 2221 and 2223 are bound with each other by an axis portion 2237, along which the e-book reader 2220 can be opened and closed.
• Such a structure enables the e-book reader 2220 to be treated like a paper book.
• a display portion 2225 is incorporated in the housing 2221, and a display portion 2227 is incorporated in the housing 2223.
• the display portion 2225 and the display portion 2227 may display one image or different images.
• the display portions display different images, for example, the right display portion (the display portion 2225 in FIG. 9C) can display text and the left display portion (the display portion 2227 in FIG. 9C) can display images.
• the housing 2221 is provided with an operation portion and the like.
• the housing 2221 is provided with, for example, a power supply 2231, operation keys 2233, a speaker 2235, and the like. With the operation keys 2233, pages can be turned.
• a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided.
• an external connection terminal an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like
• a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing.
• the e-book reader 2220 may have a function of an electronic dictionary.
• the e-book reader 2220 may be configured to transmit and receive data wirelessly. Through wireless communication, desired book data or the like can be purchased and downloaded from an e-book server.
• an electronic paper can be applied to devices in a variety of fields as long as they display information.
• an electronic paper can be used for posters, advertisement in vehicles such as trains, display in a variety of cards such as credit cards, and the like in addition to e-book readers.
• FIG 9D illustrates a mobile phone.
• the mobile phone includes two housings: a housing 2240 and a housing 2241.
• the housing 2241 is provided with a display panel 2242, a speaker 2243, a microphone 2244, a pointing device 2246, a camera lens 2247, an external connection terminal 2248, and the like.
• the housing 2240 is provided with a solar cell 2249 which charges the mobile phone, an external memory slot 2250, and the like.
• An antenna is incorporated in the housing 2241.
• the display panel 2242 has a touch panel function.
• a plurality of operation keys 2245 which is displayed as images is illustrated by dashed lines in FIG. 9D.
• the mobile phone includes a booster circuit for increasing a voltage output from the solar cell 2249 to a voltage needed for each circuit.
• the mobile phone can include a contactless IC chip, a small recording device, or the like in addition to the above structure.
• the display orientation of the display panel 2242 changes as appropriate in accordance with the usage pattern.
• the camera lens 2247 is provided on the same surface as the display panel 2242; thus, the mobile phone can be used as a videophone.
• the speaker 2243 and the microphone 2244 can be used for videophone calls, recording, and playing sound, and the like as well as voice calls.
• the housings 2240 and 2241 in a state where they are developed as illustrated in FIG 9D can be slid so that one is lapped over the other; therefore, the size of the mobile phone can be reduced, which makes the mobile phone suitable for being carried.
• the external connection terminal 2248 can be connected to an AC adapter or a variety of cables such as a USB cable, which enables charging of the mobile phone and data communication. Moreover, a larger amount of data can be saved and moved by inserting a recording medium to the external memory slot 2250. Further, in addition to the above functions, an infrared communication function, a television reception function, or the like may be provided.

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• Computer Hardware Design (AREA)
• General Physics & Mathematics (AREA)
• Crystallography & Structural Chemistry (AREA)
• Chemical & Material Sciences (AREA)
• Control Of Indicators Other Than Cathode Ray Tubes (AREA)
• Thin Film Transistor (AREA)
• Liquid Crystal (AREA)
• Liquid Crystal Display Device Control (AREA)
• Devices For Indicating Variable Information By Combining Individual Elements (AREA)
• Controls And Circuits For Display Device (AREA)
• Power Sources (AREA)

Priority Applications (12)

Applications Claiming Priority (2)

Publications (1)

Family

ID=44277280

Family Applications (1)

Country Status (6)

Cited By (2)

Families Citing this family (10)

Citations (5)

Family Cites Families (186)

• 2010
  • 2010-12-21 KR KR1020227021885A patent/KR102479269B1/ko active Active
  • 2010-12-21 CN CN201080062018.4A patent/CN102714024B/zh active Active
  • 2010-12-21 KR KR1020187026029A patent/KR20180102702A/ko not_active Ceased
  • 2010-12-21 KR KR1020217004408A patent/KR102257147B1/ko active Active
  • 2010-12-21 KR KR1020177006325A patent/KR20170029654A/ko not_active Ceased
  • 2010-12-21 KR KR1020197022115A patent/KR102217907B1/ko active Active
  • 2010-12-21 KR KR1020217035796A patent/KR102415143B1/ko active Active
  • 2010-12-21 WO PCT/JP2010/073660 patent/WO2011089833A1/en not_active Ceased
  • 2010-12-21 KR KR1020217015382A patent/KR102323314B1/ko active Active
  • 2010-12-21 KR KR1020217002175A patent/KR102253973B1/ko active Active
  • 2010-12-21 KR KR1020207018613A patent/KR102208565B1/ko active Active
  • 2010-12-21 KR KR1020127019429A patent/KR101803987B1/ko active Active
  • 2010-12-21 KR KR1020187001627A patent/KR102129540B1/ko active Active
• 2011
  • 2011-01-05 TW TW100100334A patent/TWI508038B/zh active
  • 2011-01-05 TW TW104128392A patent/TWI570685B/zh active
  • 2011-01-05 TW TW105137898A patent/TWI615823B/zh active
  • 2011-01-13 US US13/005,559 patent/US8957881B2/en active Active
  • 2011-01-13 JP JP2011004625A patent/JP5027313B2/ja not_active Expired - Fee Related
• 2012
  • 2012-06-21 JP JP2012139408A patent/JP5645881B2/ja not_active Expired - Fee Related
• 2014
  • 2014-10-28 JP JP2014219160A patent/JP5871409B2/ja active Active
  • 2014-10-29 US US14/527,081 patent/US9443482B2/en active Active
• 2016
  • 2016-01-07 JP JP2016001480A patent/JP2016105182A/ja not_active Withdrawn
  • 2016-09-08 US US15/259,335 patent/US10089946B2/en active Active
  • 2016-12-08 JP JP2016238440A patent/JP2017083859A/ja not_active Withdrawn
• 2018
  • 2018-03-01 JP JP2018036351A patent/JP6568253B2/ja not_active Expired - Fee Related
  • 2018-09-27 US US16/143,962 patent/US10580373B2/en active Active
• 2019
  • 2019-08-01 JP JP2019142192A patent/JP2020003803A/ja not_active Withdrawn
• 2020
  • 2020-02-28 US US16/804,398 patent/US11081072B2/en active Active
• 2021
  • 2021-03-05 JP JP2021035259A patent/JP7130077B2/ja active Active
  • 2021-07-29 US US17/388,247 patent/US11462186B2/en active Active
• 2022
  • 2022-07-21 JP JP2022116205A patent/JP7335398B2/ja active Active
  • 2022-09-29 US US17/956,079 patent/US11790866B1/en active Active
• 2023
  • 2023-08-17 JP JP2023132969A patent/JP2023157954A/ja not_active Withdrawn
  • 2023-10-11 US US18/378,757 patent/US12159600B2/en active Active
• 2025
  • 2025-08-28 JP JP2025142155A patent/JP2025168441A/ja active Pending

Patent Citations (5)

Also Published As

Similar Documents

Legal Events