KR20160132751A - 전자부품 패키지 및 그 제조방법 - Google Patents
전자부품 패키지 및 그 제조방법 Download PDFInfo
- Publication number
- KR20160132751A KR20160132751A KR1020150139682A KR20150139682A KR20160132751A KR 20160132751 A KR20160132751 A KR 20160132751A KR 1020150139682 A KR1020150139682 A KR 1020150139682A KR 20150139682 A KR20150139682 A KR 20150139682A KR 20160132751 A KR20160132751 A KR 20160132751A
- Authority
- KR
- South Korea
- Prior art keywords
- electronic component
- disposed
- component package
- layer
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group subclass H10D
- H01L25/073—Apertured devices mounted on one or more rods passed through the apertures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/045—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads having an insulating passage through the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02379—Fan-out arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/37—Effects of the manufacturing process
- H01L2924/37001—Yield
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020160047455A KR102002071B1 (ko) | 2015-05-11 | 2016-04-19 | 팬-아웃 반도체 패키지 및 그 제조방법 |
| US15/144,162 US10199337B2 (en) | 2015-05-11 | 2016-05-02 | Electronic component package and method of manufacturing the same |
| TW105114045A TWI682692B (zh) | 2015-05-11 | 2016-05-06 | 扇出半導體封裝及其製造方法 |
| JP2016093940A JP6478943B2 (ja) | 2015-05-11 | 2016-05-09 | ファンアウト半導体パッケージ及びその製造方法 |
| US15/297,831 US9984979B2 (en) | 2015-05-11 | 2016-10-19 | Fan-out semiconductor package and method of manufacturing the same |
| US15/877,021 US10256200B2 (en) | 2015-05-11 | 2018-01-22 | Electronic component package and method of manufacturing the same |
| US15/944,321 US10262949B2 (en) | 2015-05-11 | 2018-04-03 | Fan-out semiconductor package and method of manufacturing the same |
| JP2018166145A JP6683780B2 (ja) | 2015-05-11 | 2018-09-05 | ファンアウト半導体パッケージ及びその製造方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020150065177 | 2015-05-11 | ||
| KR20150065177 | 2015-05-11 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20160132751A true KR20160132751A (ko) | 2016-11-21 |
Family
ID=57537841
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020150139682A Pending KR20160132751A (ko) | 2015-05-11 | 2015-10-05 | 전자부품 패키지 및 그 제조방법 |
| KR1020160047455A Active KR102002071B1 (ko) | 2015-05-11 | 2016-04-19 | 팬-아웃 반도체 패키지 및 그 제조방법 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020160047455A Active KR102002071B1 (ko) | 2015-05-11 | 2016-04-19 | 팬-아웃 반도체 패키지 및 그 제조방법 |
Country Status (3)
| Country | Link |
|---|---|
| JP (2) | JP6478943B2 (enExample) |
| KR (2) | KR20160132751A (enExample) |
| TW (1) | TWI682692B (enExample) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018097409A1 (ko) * | 2016-11-28 | 2018-05-31 | 주식회사 네패스 | 절연 프레임을 이용하여 제조된 반도체 패키지 및 이의 제조방법 |
| KR20190017233A (ko) * | 2017-08-10 | 2019-02-20 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR20190036266A (ko) * | 2017-09-27 | 2019-04-04 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR101982058B1 (ko) * | 2017-12-06 | 2019-05-24 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| WO2020067732A1 (ko) * | 2018-09-28 | 2020-04-02 | 주식회사 네패스 | 반도체 패키지 |
| KR20200036771A (ko) * | 2018-09-27 | 2020-04-07 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 집적 회로 패키지 및 방법 |
| KR20200036689A (ko) * | 2018-09-28 | 2020-04-07 | 주식회사 네패스 | 반도체 패키지 및 그 제조 방법 |
| US11355465B2 (en) | 2017-10-11 | 2022-06-07 | Sony Semiconductor Solutions Corporation | Semiconductor device including glass substrate having improved reliability and method of manufacturing the same |
| US12074104B2 (en) | 2018-09-27 | 2024-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit packages with ring-shaped substrates |
Families Citing this family (57)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6815880B2 (ja) * | 2017-01-25 | 2021-01-20 | 株式会社ディスコ | 半導体パッケージの製造方法 |
| US10644046B2 (en) | 2017-04-07 | 2020-05-05 | Samsung Electronics Co., Ltd. | Fan-out sensor package and optical fingerprint sensor module including the same |
| KR102019353B1 (ko) * | 2017-04-07 | 2019-09-09 | 삼성전자주식회사 | 팬-아웃 센서 패키지 및 이를 포함하는 광학방식 지문센서 모듈 |
| US20180337454A1 (en) * | 2017-05-16 | 2018-11-22 | Samsung Electro-Mechanics Co., Ltd. | Filter module and front end module including the same |
| CN108878380B (zh) | 2017-05-16 | 2022-01-21 | 三星电机株式会社 | 扇出型电子器件封装件 |
| US20190006305A1 (en) * | 2017-06-29 | 2019-01-03 | Powertech Technology Inc. | Semiconductor package structure and manufacturing method thereof |
| KR102077455B1 (ko) | 2017-07-04 | 2020-02-14 | 삼성전자주식회사 | 반도체 장치 |
| KR102018616B1 (ko) * | 2017-07-04 | 2019-09-06 | 삼성전자주식회사 | 반도체 장치 |
| KR102081086B1 (ko) * | 2017-07-07 | 2020-02-25 | 삼성전자주식회사 | 팬-아웃 반도체 패키지 모듈 |
| KR20190013051A (ko) | 2017-07-31 | 2019-02-11 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| US10453821B2 (en) * | 2017-08-04 | 2019-10-22 | Samsung Electronics Co., Ltd. | Connection system of semiconductor packages |
| KR102440119B1 (ko) * | 2017-08-10 | 2022-09-05 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
| KR102117463B1 (ko) * | 2017-08-18 | 2020-06-02 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR102019349B1 (ko) | 2017-10-19 | 2019-09-09 | 삼성전자주식회사 | 반도체 패키지 |
| KR101922884B1 (ko) | 2017-10-26 | 2018-11-28 | 삼성전기 주식회사 | 팬-아웃 반도체 패키지 |
| KR101901712B1 (ko) | 2017-10-27 | 2018-09-27 | 삼성전기 주식회사 | 팬-아웃 반도체 패키지 |
| TWI736780B (zh) | 2017-10-31 | 2021-08-21 | 台灣積體電路製造股份有限公司 | 晶片封裝及其形成方法 |
| KR101963292B1 (ko) | 2017-10-31 | 2019-03-28 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR101939046B1 (ko) | 2017-10-31 | 2019-01-16 | 삼성전기 주식회사 | 팬-아웃 반도체 패키지 |
| US11322449B2 (en) | 2017-10-31 | 2022-05-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with fan-out structures |
| KR101963293B1 (ko) * | 2017-11-01 | 2019-03-28 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR101942744B1 (ko) * | 2017-11-03 | 2019-01-28 | 삼성전기 주식회사 | 팬-아웃 반도체 패키지 |
| KR101933423B1 (ko) | 2017-11-28 | 2018-12-28 | 삼성전기 주식회사 | 팬-아웃 센서 패키지 |
| WO2019111874A1 (ja) | 2017-12-05 | 2019-06-13 | 株式会社村田製作所 | モジュール |
| WO2019111873A1 (ja) | 2017-12-05 | 2019-06-13 | 株式会社村田製作所 | モジュール |
| KR101912290B1 (ko) * | 2017-12-06 | 2018-10-29 | 삼성전기 주식회사 | 팬-아웃 반도체 패키지 |
| KR102025906B1 (ko) | 2017-12-06 | 2019-11-04 | 삼성전자주식회사 | 안테나 모듈 |
| KR102061852B1 (ko) | 2017-12-18 | 2020-01-02 | 삼성전자주식회사 | 반도체 패키지 |
| KR102099749B1 (ko) * | 2018-01-19 | 2020-04-10 | 삼성전자주식회사 | 팬-아웃 반도체 패키지 |
| KR102015910B1 (ko) * | 2018-01-24 | 2019-10-23 | 삼성전자주식회사 | 팬-아웃 센서 패키지 |
| KR102063470B1 (ko) | 2018-05-03 | 2020-01-09 | 삼성전자주식회사 | 반도체 패키지 |
| WO2019230243A1 (ja) * | 2018-05-28 | 2019-12-05 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置 |
| KR102556703B1 (ko) * | 2018-05-30 | 2023-07-18 | 삼성전기주식회사 | 패키지 기판 및 그 제조방법 |
| CN112470553A (zh) * | 2018-10-11 | 2021-03-09 | 深圳市修颐投资发展合伙企业(有限合伙) | 复合工艺扇出封装方法 |
| JP6777136B2 (ja) * | 2018-11-20 | 2020-10-28 | Tdk株式会社 | アンテナモジュール |
| WO2020166567A1 (ja) | 2019-02-15 | 2020-08-20 | 株式会社村田製作所 | 電子モジュール及び電子モジュールの製造方法 |
| KR102620534B1 (ko) * | 2019-02-15 | 2024-01-03 | 삼성전기주식회사 | 반도체 패키지 |
| JP7433318B2 (ja) | 2019-03-07 | 2024-02-19 | アブソリックス インコーポレイテッド | パッケージング基板及びこれを含む半導体装置 |
| EP3905315A4 (en) | 2019-03-07 | 2022-10-19 | Absolics Inc. | PACKAGING SUBSTRATE AND SEMICONDUCTOR DEVICE EQUIPPED WITH THE SAME |
| CN113424304B (zh) | 2019-03-12 | 2024-04-12 | 爱玻索立克公司 | 装载盒及对象基板的装载方法 |
| KR102622608B1 (ko) | 2019-03-12 | 2024-01-08 | 앱솔릭스 인코포레이티드 | 패키징 기판 및 이의 제조방법 |
| ES3033139T3 (en) | 2019-03-12 | 2025-07-31 | Absolics Inc | Packaging substrate and semiconductor device comprising same |
| CN113272951B (zh) | 2019-03-12 | 2024-04-16 | 爱玻索立克公司 | 封装基板及包括其的半导体装置 |
| KR102715473B1 (ko) | 2019-03-13 | 2024-10-10 | 삼성전자주식회사 | 패키지 온 패키지 및 이를 포함하는 패키지 연결 시스템 |
| EP3910667B1 (en) | 2019-03-29 | 2025-08-13 | Absolics Inc. | Packaging glass substrate for semiconductor, packaging substrate for semiconductor, and semiconductor device |
| KR20200129671A (ko) | 2019-05-09 | 2020-11-18 | 삼성전기주식회사 | 패키지 온 패키지 및 이를 포함하는 패키지 연결 시스템 |
| KR20210020673A (ko) * | 2019-08-16 | 2021-02-24 | 삼성전기주식회사 | 인쇄회로기판 |
| KR20220089715A (ko) | 2019-08-23 | 2022-06-28 | 앱솔릭스 인코포레이티드 | 패키징 기판 및 이를 포함하는 반도체 장치 |
| WO2021117191A1 (ja) * | 2019-12-12 | 2021-06-17 | 太陽誘電株式会社 | 部品モジュールおよびその製造方法 |
| KR20220154675A (ko) * | 2020-03-13 | 2022-11-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 전자 기기 |
| WO2021205926A1 (ja) * | 2020-04-08 | 2021-10-14 | ローム株式会社 | 半導体装置 |
| US11183446B1 (en) * | 2020-08-17 | 2021-11-23 | Qualcomm Incorporated | X.5 layer substrate |
| CN220065432U (zh) * | 2020-12-14 | 2023-11-21 | 株式会社村田制作所 | 电子部件封装 |
| CN116093060A (zh) | 2021-11-08 | 2023-05-09 | 群创光电股份有限公司 | 电子装置及其制备方法 |
| CN117410247A (zh) | 2022-07-08 | 2024-01-16 | 群创光电股份有限公司 | 电子装置 |
| KR102886060B1 (ko) * | 2022-11-22 | 2025-11-12 | 앱솔릭스 인코포레이티드 | 패키징 기판 및 이를 포함하는 반도체 패키지 |
| JP2025020919A (ja) * | 2023-07-31 | 2025-02-13 | 株式会社東芝 | 半導体装置、回路基板、および回路基板の製造方法 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4167001B2 (ja) * | 2002-04-15 | 2008-10-15 | 日本特殊陶業株式会社 | 配線基板の製造方法 |
| JP4028749B2 (ja) * | 2002-04-15 | 2007-12-26 | 日本特殊陶業株式会社 | 配線基板 |
| JP2006049457A (ja) * | 2004-08-03 | 2006-02-16 | Dt Circuit Technology Co Ltd | 部品内蔵配線板、部品内蔵配線板の製造方法 |
| JP2007123524A (ja) * | 2005-10-27 | 2007-05-17 | Shinko Electric Ind Co Ltd | 電子部品内蔵基板 |
| US7425758B2 (en) * | 2006-08-28 | 2008-09-16 | Micron Technology, Inc. | Metal core foldover package structures |
| JP5326269B2 (ja) * | 2006-12-18 | 2013-10-30 | 大日本印刷株式会社 | 電子部品内蔵配線板、及び電子部品内蔵配線板の放熱方法 |
| TW200917446A (en) * | 2007-10-01 | 2009-04-16 | Phoenix Prec Technology Corp | Packaging substrate structure having electronic component embedded therein and fabricating method thereof |
| JPWO2010101167A1 (ja) * | 2009-03-05 | 2012-09-10 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| KR101077410B1 (ko) * | 2009-05-15 | 2011-10-26 | 삼성전기주식회사 | 방열부재를 구비한 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
| US8901724B2 (en) * | 2009-12-29 | 2014-12-02 | Intel Corporation | Semiconductor package with embedded die and its methods of fabrication |
| WO2011114766A1 (ja) * | 2010-03-16 | 2011-09-22 | 日本電気株式会社 | 機能素子内蔵基板 |
| JP6152254B2 (ja) * | 2012-09-12 | 2017-06-21 | 新光電気工業株式会社 | 半導体パッケージ、半導体装置及び半導体パッケージの製造方法 |
| JP6200178B2 (ja) * | 2013-03-28 | 2017-09-20 | 新光電気工業株式会社 | 電子部品内蔵基板及びその製造方法 |
| US9066424B2 (en) * | 2013-07-15 | 2015-06-23 | Hong Kong Applied Science and Technology Research Institute Company Limited | Partitioned hybrid substrate for radio frequency applications |
| KR101514539B1 (ko) * | 2013-08-29 | 2015-04-22 | 삼성전기주식회사 | 전자부품 내장기판 |
-
2015
- 2015-10-05 KR KR1020150139682A patent/KR20160132751A/ko active Pending
-
2016
- 2016-04-19 KR KR1020160047455A patent/KR102002071B1/ko active Active
- 2016-05-06 TW TW105114045A patent/TWI682692B/zh active
- 2016-05-09 JP JP2016093940A patent/JP6478943B2/ja active Active
-
2018
- 2018-09-05 JP JP2018166145A patent/JP6683780B2/ja active Active
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018097408A1 (ko) * | 2016-11-28 | 2018-05-31 | 주식회사 네패스 | 절연 프레임을 이용한 반도체 패키지 및 이의 제조방법 |
| US11062990B2 (en) | 2016-11-28 | 2021-07-13 | Nepes Laweh Corporation | Semiconductor package of using insulating frame |
| WO2018097409A1 (ko) * | 2016-11-28 | 2018-05-31 | 주식회사 네패스 | 절연 프레임을 이용하여 제조된 반도체 패키지 및 이의 제조방법 |
| KR20190017233A (ko) * | 2017-08-10 | 2019-02-20 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| US10672719B2 (en) | 2017-09-27 | 2020-06-02 | Samsung Electronics Co., Ltd. | Fan-out semiconductor package |
| KR20190036266A (ko) * | 2017-09-27 | 2019-04-04 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| US11355465B2 (en) | 2017-10-11 | 2022-06-07 | Sony Semiconductor Solutions Corporation | Semiconductor device including glass substrate having improved reliability and method of manufacturing the same |
| US10756044B2 (en) | 2017-12-06 | 2020-08-25 | Samsung Electronics Co., Ltd. | Fan-out semiconductor package |
| KR101982058B1 (ko) * | 2017-12-06 | 2019-05-24 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
| KR20200036771A (ko) * | 2018-09-27 | 2020-04-07 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 집적 회로 패키지 및 방법 |
| US11527474B2 (en) | 2018-09-27 | 2022-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
| US12074104B2 (en) | 2018-09-27 | 2024-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit packages with ring-shaped substrates |
| KR20200036689A (ko) * | 2018-09-28 | 2020-04-07 | 주식회사 네패스 | 반도체 패키지 및 그 제조 방법 |
| WO2020067732A1 (ko) * | 2018-09-28 | 2020-04-02 | 주식회사 네패스 | 반도체 패키지 |
| US12205904B2 (en) | 2018-09-28 | 2025-01-21 | Nepes Co., Ltd. | Wafer-level design and wiring pattern for a semiconductor package |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI682692B (zh) | 2020-01-11 |
| JP6478943B2 (ja) | 2019-03-06 |
| KR102002071B1 (ko) | 2019-07-22 |
| TW201709777A (zh) | 2017-03-01 |
| JP2016213466A (ja) | 2016-12-15 |
| JP6683780B2 (ja) | 2020-04-22 |
| KR20160132763A (ko) | 2016-11-21 |
| JP2018198333A (ja) | 2018-12-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102002071B1 (ko) | 팬-아웃 반도체 패키지 및 그 제조방법 | |
| KR102012443B1 (ko) | 팬-아웃 반도체 패키지 | |
| KR101922884B1 (ko) | 팬-아웃 반도체 패키지 | |
| US10256200B2 (en) | Electronic component package and method of manufacturing the same | |
| KR102098593B1 (ko) | 팬-아웃 반도체 패키지 및 그 제조방법 | |
| KR101982044B1 (ko) | 팬-아웃 반도체 패키지 | |
| JP6494122B2 (ja) | ファン−アウト半導体パッケージ | |
| KR102021886B1 (ko) | 전자부품 패키지 및 패키지 온 패키지 구조 | |
| KR101983185B1 (ko) | 팬-아웃 반도체 패키지 | |
| KR101982047B1 (ko) | 팬-아웃 반도체 패키지 | |
| KR20170107318A (ko) | 전자부품 패키지 및 그 제조방법 | |
| KR101973425B1 (ko) | 전자부품 패키지 및 그 제조방법 | |
| KR20170112363A (ko) | 전자부품 패키지 및 그 제조방법 | |
| KR20180037406A (ko) | 팬-아웃 반도체 패키지 | |
| JP2017076790A (ja) | ファンアウト半導体パッケージ及びその製造方法 | |
| KR101999625B1 (ko) | 팬-아웃 반도체 패키지 | |
| KR20160123938A (ko) | 전자 부품 패키지 및 그 제조 방법 | |
| KR101973426B1 (ko) | 전자부품 패키지 및 그 제조방법 | |
| KR20170105809A (ko) | 전자부품 패키지 및 그 제조방법 | |
| KR20210047607A (ko) | 반도체 패키지 | |
| KR20170112343A (ko) | 전자부품 패키지 | |
| KR20170121666A (ko) | 팬-아웃 반도체 패키지 | |
| KR101963278B1 (ko) | 팬-아웃 반도체 패키지 및 그 제조방법 | |
| KR101892903B1 (ko) | 팬-아웃 반도체 패키지 | |
| KR20170138906A (ko) | 팬-아웃 반도체 패키지 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20151005 |
|
| PG1501 | Laying open of application | ||
| PC1204 | Withdrawal of earlier application forming a basis of a priority claim |
Patent event date: 20151005 Comment text: Patent Application Patent event code: PC12041R01I |