KR20070076429A - 아날로그/디지털 변환회로 - Google Patents
아날로그/디지털 변환회로 Download PDFInfo
- Publication number
- KR20070076429A KR20070076429A KR1020070001491A KR20070001491A KR20070076429A KR 20070076429 A KR20070076429 A KR 20070076429A KR 1020070001491 A KR1020070001491 A KR 1020070001491A KR 20070001491 A KR20070001491 A KR 20070001491A KR 20070076429 A KR20070076429 A KR 20070076429A
- Authority
- KR
- South Korea
- Prior art keywords
- circuit
- differential
- signals
- signal
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 31
- 238000012935 Averaging Methods 0.000 claims abstract description 117
- 238000000034 method Methods 0.000 claims abstract description 22
- 230000003321 amplification Effects 0.000 claims description 27
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 27
- 238000001514 detection method Methods 0.000 claims description 5
- 230000002194 synthesizing effect Effects 0.000 claims description 5
- 239000002131 composite material Substances 0.000 claims description 4
- 230000008569 process Effects 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 24
- 102100024061 Integrator complex subunit 1 Human genes 0.000 description 13
- 101710092857 Integrator complex subunit 1 Proteins 0.000 description 13
- 101710092887 Integrator complex subunit 4 Proteins 0.000 description 12
- 102100037075 Proto-oncogene Wnt-3 Human genes 0.000 description 12
- 102100028043 Fibroblast growth factor 3 Human genes 0.000 description 7
- 108050002021 Integrator complex subunit 2 Proteins 0.000 description 7
- 101710092886 Integrator complex subunit 3 Proteins 0.000 description 6
- 102100025254 Neurogenic locus notch homolog protein 4 Human genes 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 101000898746 Streptomyces clavuligerus Clavaminate synthase 1 Proteins 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000009471 action Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0643—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain
- H03M1/0646—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain by analogue redistribution among corresponding nodes of adjacent cells, e.g. using an impedance network connected among all comparator outputs in a flash converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
- H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
- H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006006134A JP4702066B2 (ja) | 2006-01-13 | 2006-01-13 | アナログ/デジタル変換回路 |
| JPJP-P-2006-00006134 | 2006-01-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20070076429A true KR20070076429A (ko) | 2007-07-24 |
Family
ID=37806088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020070001491A Abandoned KR20070076429A (ko) | 2006-01-13 | 2007-01-05 | 아날로그/디지털 변환회로 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7405691B2 (enExample) |
| EP (1) | EP1811671B1 (enExample) |
| JP (1) | JP4702066B2 (enExample) |
| KR (1) | KR20070076429A (enExample) |
| CN (1) | CN101001084B (enExample) |
| DE (1) | DE602007002205D1 (enExample) |
| TW (1) | TW200733571A (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4788532B2 (ja) * | 2006-09-04 | 2011-10-05 | ソニー株式会社 | フォールディング回路およびアナログ−デジタル変換器 |
| KR100877695B1 (ko) | 2007-03-23 | 2009-01-09 | 인하대학교 산학협력단 | 주파수 특성 향상을 위한 가변 특성의 평준화 저항 회로 |
| JP4908314B2 (ja) * | 2007-05-29 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | A/d変換器 |
| US7817073B2 (en) * | 2007-06-15 | 2010-10-19 | Micron Technology, Inc. | Integrators for delta-sigma modulators |
| CN101640538A (zh) * | 2008-08-01 | 2010-02-03 | 扬智科技股份有限公司 | 模拟数字转换器 |
| JP2010124449A (ja) * | 2008-10-21 | 2010-06-03 | Renesas Electronics Corp | アナログデジタル変換回路 |
| KR101584785B1 (ko) * | 2009-01-21 | 2016-01-13 | 삼성전자주식회사 | 아날로그-디지털 컨버터 및 이를 포함하는 전자 시스템 |
| JP2010258577A (ja) * | 2009-04-22 | 2010-11-11 | Renesas Electronics Corp | 補間型a/d変換器 |
| JP5257219B2 (ja) * | 2009-04-23 | 2013-08-07 | ソニー株式会社 | Ad変換器 |
| US8183903B2 (en) * | 2009-12-03 | 2012-05-22 | Semtech Corporation | Signal interpolation methods and circuits |
| KR101199574B1 (ko) * | 2010-11-02 | 2012-11-12 | 한국과학기술원 | 아날로그 디지털 변환기 |
| CN102035528B (zh) * | 2010-11-30 | 2012-10-03 | 四川和芯微电子股份有限公司 | 高速动态比较锁存器 |
| JP5757000B2 (ja) * | 2011-10-21 | 2015-07-29 | 富士通株式会社 | 半導体集積回路、閾値設定方法、及び通信装置 |
| CN102594268B (zh) * | 2012-03-16 | 2015-06-17 | 中国科学院微电子研究所 | 折叠信号放大器 |
| US8975949B2 (en) * | 2013-03-14 | 2015-03-10 | Samsung Electronics Co., Ltd. | Integrated clock gater (ICG) using clock cascode complimentary switch logic |
| JP6506144B2 (ja) * | 2015-09-09 | 2019-04-24 | ラピスセミコンダクタ株式会社 | 半導体装置 |
| CN105356880B (zh) * | 2015-11-23 | 2018-07-06 | 南阳理工学院 | 一路模数采集通道采集双路传感器数据的电路 |
| US9722623B1 (en) * | 2016-12-19 | 2017-08-01 | Stmicroelectronics International N.V. | Analog-to-digital converter with dynamic element matching |
| CN109980926B (zh) * | 2019-04-30 | 2024-05-14 | 苏州易美新思新能源科技有限公司 | 一种多通道串联电源 |
| JP2021150806A (ja) * | 2020-03-19 | 2021-09-27 | キオクシア株式会社 | 半導体集積回路及び受信装置 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3522445A (en) * | 1966-08-24 | 1970-08-04 | Bunker Ramo | Threshold and majority gate elements and logical arrangements thereof |
| US5029305A (en) * | 1988-12-21 | 1991-07-02 | Texas Instruments Incorporated | Method and apparatus for error correction in thermometer code arrays |
| JP3229135B2 (ja) * | 1994-09-14 | 2001-11-12 | 三菱電機株式会社 | アナログ/デジタル変換装置 |
| US6407692B1 (en) | 1997-01-22 | 2002-06-18 | Broadcom Corporation | Analog to digital converter |
| JP3450649B2 (ja) | 1997-06-04 | 2003-09-29 | 株式会社東芝 | アナログ/デジタル変換装置 |
| US6091353A (en) * | 1998-07-15 | 2000-07-18 | International Business Machines Corporation | Bias circuit for flash analog to digital converter circuits |
| JP4144086B2 (ja) | 1998-12-14 | 2008-09-03 | ソニー株式会社 | アナログ/ディジタル変換装置 |
| CN1285174C (zh) * | 2001-06-18 | 2006-11-15 | 三洋电机株式会社 | 模-数转换电路 |
| US6822600B1 (en) * | 2004-02-13 | 2004-11-23 | National Semiconductor Corporation | Amplifier array termination |
| WO2006000987A1 (en) | 2004-06-24 | 2006-01-05 | Koninklijke Philips Electronics N.V. | Device for converting analog signals to digital signals with non-uniform accuracy |
-
2006
- 2006-01-13 JP JP2006006134A patent/JP4702066B2/ja not_active Expired - Fee Related
- 2006-12-28 TW TW095149379A patent/TW200733571A/zh not_active IP Right Cessation
-
2007
- 2007-01-03 US US11/648,544 patent/US7405691B2/en not_active Expired - Fee Related
- 2007-01-05 KR KR1020070001491A patent/KR20070076429A/ko not_active Abandoned
- 2007-01-11 DE DE602007002205T patent/DE602007002205D1/de active Active
- 2007-01-11 EP EP07100412A patent/EP1811671B1/en not_active Not-in-force
- 2007-01-15 CN CN2007100020062A patent/CN101001084B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN101001084A (zh) | 2007-07-18 |
| EP1811671B1 (en) | 2009-09-02 |
| EP1811671A1 (en) | 2007-07-25 |
| US20070188366A1 (en) | 2007-08-16 |
| DE602007002205D1 (de) | 2009-10-15 |
| JP2007189519A (ja) | 2007-07-26 |
| TWI339023B (enExample) | 2011-03-11 |
| JP4702066B2 (ja) | 2011-06-15 |
| CN101001084B (zh) | 2010-06-23 |
| TW200733571A (en) | 2007-09-01 |
| US7405691B2 (en) | 2008-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1811671B1 (en) | Analog-to-digital conversion circuit | |
| US8791845B2 (en) | Circuitry and method for reducing area and power of a pipelince ADC | |
| JP3920443B2 (ja) | A/d変換回路 | |
| JP2002271201A (ja) | A/d変換器 | |
| US6337651B1 (en) | Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage | |
| JP4349445B2 (ja) | フラッシュ型ad変換器 | |
| US6480133B2 (en) | Low-power analog-to-digital converter | |
| KR100294787B1 (ko) | 개방루프차동증폭기를갖는서브레인지아날로그/디지털컨버터 | |
| US6288662B1 (en) | A/D converter circuit having ladder resistor network with alternating first and second resistors of different resistance values | |
| JP3904495B2 (ja) | A/d変換器 | |
| KR100799683B1 (ko) | 종속형 폴딩 인터폴레이팅 방식의 아날로그 디지털 변환기 | |
| JPH02268521A (ja) | A/d変換方法及びa/d変換装置 | |
| RU2341017C2 (ru) | Быстродействующий аналого-цифровой преобразователь и способ его калибровки | |
| US20030227405A1 (en) | Interpolation circuit having a conversion error correction range for higher-order bits and A/D conversion circuit utilizing the same | |
| US7095352B2 (en) | Analog-to-digital converter including a plurality of amplifier circuits | |
| JP4382130B2 (ja) | A/d変換器 | |
| US5805096A (en) | A/D converter with interpolation | |
| JP4026710B2 (ja) | フラッシュ型a/d変換器 | |
| JP4844274B2 (ja) | A/d変換回路 | |
| JP2005252497A (ja) | アナログデジタル変換器 | |
| CN118487601A (zh) | 流水线模数转换器及其残差电压产生电路、产生方法 | |
| Farooq | Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS | |
| US8207881B2 (en) | High speed low voltage flash | |
| JP2005252498A (ja) | アナログデジタル変換器 | |
| KR20000056749A (ko) | 아날로그/디지탈 변환 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20070105 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20111228 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 20070105 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20130115 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20130625 |
|
| PC1904 | Unpaid initial registration fee |