TWI339023B - - Google Patents
Download PDFInfo
- Publication number
- TWI339023B TWI339023B TW095149379A TW95149379A TWI339023B TW I339023 B TWI339023 B TW I339023B TW 095149379 A TW095149379 A TW 095149379A TW 95149379 A TW95149379 A TW 95149379A TW I339023 B TWI339023 B TW I339023B
- Authority
- TW
- Taiwan
- Prior art keywords
- differential
- unit
- circuit
- signals
- signal
- Prior art date
Links
- 238000012935 Averaging Methods 0.000 claims description 128
- 230000003321 amplification Effects 0.000 claims description 63
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 63
- 238000006243 chemical reaction Methods 0.000 claims description 37
- 238000000034 method Methods 0.000 claims description 10
- 238000012545 processing Methods 0.000 claims description 8
- 239000002131 composite material Substances 0.000 claims description 5
- 238000001514 detection method Methods 0.000 claims description 5
- 230000005540 biological transmission Effects 0.000 claims 1
- 239000013078 crystal Substances 0.000 claims 1
- 101710092887 Integrator complex subunit 4 Proteins 0.000 description 10
- 102100037075 Proto-oncogene Wnt-3 Human genes 0.000 description 10
- 102100024061 Integrator complex subunit 1 Human genes 0.000 description 7
- 101710092857 Integrator complex subunit 1 Proteins 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 102100028043 Fibroblast growth factor 3 Human genes 0.000 description 4
- 108050002021 Integrator complex subunit 2 Proteins 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000000428 dust Substances 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 101710092886 Integrator complex subunit 3 Proteins 0.000 description 3
- 102100025254 Neurogenic locus notch homolog protein 4 Human genes 0.000 description 3
- 101000898746 Streptomyces clavuligerus Clavaminate synthase 1 Proteins 0.000 description 2
- 101100348848 Mus musculus Notch4 gene Proteins 0.000 description 1
- 241000270666 Testudines Species 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0643—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain
- H03M1/0646—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain by analogue redistribution among corresponding nodes of adjacent cells, e.g. using an impedance network connected among all comparator outputs in a flash converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
- H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
- H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006006134A JP4702066B2 (ja) | 2006-01-13 | 2006-01-13 | アナログ/デジタル変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200733571A TW200733571A (en) | 2007-09-01 |
| TWI339023B true TWI339023B (enExample) | 2011-03-11 |
Family
ID=37806088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095149379A TW200733571A (en) | 2006-01-13 | 2006-12-28 | Analog-to-digital conversion circuit |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7405691B2 (enExample) |
| EP (1) | EP1811671B1 (enExample) |
| JP (1) | JP4702066B2 (enExample) |
| KR (1) | KR20070076429A (enExample) |
| CN (1) | CN101001084B (enExample) |
| DE (1) | DE602007002205D1 (enExample) |
| TW (1) | TW200733571A (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4788532B2 (ja) * | 2006-09-04 | 2011-10-05 | ソニー株式会社 | フォールディング回路およびアナログ−デジタル変換器 |
| KR100877695B1 (ko) | 2007-03-23 | 2009-01-09 | 인하대학교 산학협력단 | 주파수 특성 향상을 위한 가변 특성의 평준화 저항 회로 |
| JP4908314B2 (ja) * | 2007-05-29 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | A/d変換器 |
| US7817073B2 (en) * | 2007-06-15 | 2010-10-19 | Micron Technology, Inc. | Integrators for delta-sigma modulators |
| CN101640538A (zh) * | 2008-08-01 | 2010-02-03 | 扬智科技股份有限公司 | 模拟数字转换器 |
| JP2010124449A (ja) * | 2008-10-21 | 2010-06-03 | Renesas Electronics Corp | アナログデジタル変換回路 |
| KR101584785B1 (ko) * | 2009-01-21 | 2016-01-13 | 삼성전자주식회사 | 아날로그-디지털 컨버터 및 이를 포함하는 전자 시스템 |
| JP2010258577A (ja) * | 2009-04-22 | 2010-11-11 | Renesas Electronics Corp | 補間型a/d変換器 |
| JP5257219B2 (ja) * | 2009-04-23 | 2013-08-07 | ソニー株式会社 | Ad変換器 |
| US8183903B2 (en) * | 2009-12-03 | 2012-05-22 | Semtech Corporation | Signal interpolation methods and circuits |
| KR101199574B1 (ko) * | 2010-11-02 | 2012-11-12 | 한국과학기술원 | 아날로그 디지털 변환기 |
| CN102035528B (zh) * | 2010-11-30 | 2012-10-03 | 四川和芯微电子股份有限公司 | 高速动态比较锁存器 |
| JP5757000B2 (ja) * | 2011-10-21 | 2015-07-29 | 富士通株式会社 | 半導体集積回路、閾値設定方法、及び通信装置 |
| CN102594268B (zh) * | 2012-03-16 | 2015-06-17 | 中国科学院微电子研究所 | 折叠信号放大器 |
| US8975949B2 (en) * | 2013-03-14 | 2015-03-10 | Samsung Electronics Co., Ltd. | Integrated clock gater (ICG) using clock cascode complimentary switch logic |
| JP6506144B2 (ja) * | 2015-09-09 | 2019-04-24 | ラピスセミコンダクタ株式会社 | 半導体装置 |
| CN105356880B (zh) * | 2015-11-23 | 2018-07-06 | 南阳理工学院 | 一路模数采集通道采集双路传感器数据的电路 |
| US9722623B1 (en) * | 2016-12-19 | 2017-08-01 | Stmicroelectronics International N.V. | Analog-to-digital converter with dynamic element matching |
| CN109980926B (zh) * | 2019-04-30 | 2024-05-14 | 苏州易美新思新能源科技有限公司 | 一种多通道串联电源 |
| JP2021150806A (ja) * | 2020-03-19 | 2021-09-27 | キオクシア株式会社 | 半導体集積回路及び受信装置 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3522445A (en) * | 1966-08-24 | 1970-08-04 | Bunker Ramo | Threshold and majority gate elements and logical arrangements thereof |
| US5029305A (en) * | 1988-12-21 | 1991-07-02 | Texas Instruments Incorporated | Method and apparatus for error correction in thermometer code arrays |
| JP3229135B2 (ja) * | 1994-09-14 | 2001-11-12 | 三菱電機株式会社 | アナログ/デジタル変換装置 |
| US6407692B1 (en) | 1997-01-22 | 2002-06-18 | Broadcom Corporation | Analog to digital converter |
| JP3450649B2 (ja) | 1997-06-04 | 2003-09-29 | 株式会社東芝 | アナログ/デジタル変換装置 |
| US6091353A (en) * | 1998-07-15 | 2000-07-18 | International Business Machines Corporation | Bias circuit for flash analog to digital converter circuits |
| JP4144086B2 (ja) | 1998-12-14 | 2008-09-03 | ソニー株式会社 | アナログ/ディジタル変換装置 |
| CN1285174C (zh) * | 2001-06-18 | 2006-11-15 | 三洋电机株式会社 | 模-数转换电路 |
| US6822600B1 (en) * | 2004-02-13 | 2004-11-23 | National Semiconductor Corporation | Amplifier array termination |
| WO2006000987A1 (en) | 2004-06-24 | 2006-01-05 | Koninklijke Philips Electronics N.V. | Device for converting analog signals to digital signals with non-uniform accuracy |
-
2006
- 2006-01-13 JP JP2006006134A patent/JP4702066B2/ja not_active Expired - Fee Related
- 2006-12-28 TW TW095149379A patent/TW200733571A/zh not_active IP Right Cessation
-
2007
- 2007-01-03 US US11/648,544 patent/US7405691B2/en not_active Expired - Fee Related
- 2007-01-05 KR KR1020070001491A patent/KR20070076429A/ko not_active Abandoned
- 2007-01-11 DE DE602007002205T patent/DE602007002205D1/de active Active
- 2007-01-11 EP EP07100412A patent/EP1811671B1/en not_active Not-in-force
- 2007-01-15 CN CN2007100020062A patent/CN101001084B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN101001084A (zh) | 2007-07-18 |
| EP1811671B1 (en) | 2009-09-02 |
| KR20070076429A (ko) | 2007-07-24 |
| EP1811671A1 (en) | 2007-07-25 |
| US20070188366A1 (en) | 2007-08-16 |
| DE602007002205D1 (de) | 2009-10-15 |
| JP2007189519A (ja) | 2007-07-26 |
| JP4702066B2 (ja) | 2011-06-15 |
| CN101001084B (zh) | 2010-06-23 |
| TW200733571A (en) | 2007-09-01 |
| US7405691B2 (en) | 2008-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI339023B (enExample) | ||
| US8570199B2 (en) | Digital to analog converter circuits and methods | |
| US6323800B1 (en) | Pipeline analog to digital (a/d) converter with lengthened hold operation of a first stage | |
| US9467160B2 (en) | Flash ADC with interpolators | |
| CN101917195B (zh) | 一种高精度低失调电荷比较器电路 | |
| US20110181454A1 (en) | Folding analog-to-digital converter | |
| CN106464260A (zh) | 用于为高速串行化器/解串器生成准确时钟相位信号的电路 | |
| EP1256173A1 (en) | Digital logic correction circuit for a pipeline analog to digital (a/d) converter | |
| US10110204B2 (en) | Low power buffer with gain boost | |
| CN107863962B (zh) | 高精度电荷域流水线adc的电容适配误差校准系统 | |
| CN115425972B (zh) | 高速级联模数转换器电路的误差校准电路 | |
| WO2013165976A2 (en) | Segmented digital-to-analog converter having weighted current sources | |
| WO2024049731A1 (en) | Multi-bit voltage-to-delay conversion in data converter circuitry | |
| JP2019071604A (ja) | 電圧・時間変換器及びアナログ・デジタル変換器 | |
| US9143156B1 (en) | High-resolution digital to analog converter | |
| Elkafrawy et al. | A 10-bit 150MS/s current mode SAR ADC in 90nm CMOS | |
| CN107809250B (zh) | 数模转换器电路 | |
| US7642944B2 (en) | A/D converter | |
| Azin et al. | An 8-bit 160 MS/s folding-interpolating ADC with optimized active averaging/interpolating network | |
| JP2004194138A (ja) | フラッシュ型a/d変換器 | |
| Oza et al. | Low voltage, low power folding amplifier for folding & interpolating ADC | |
| CN112737584A (zh) | 一种片内全集成电容失配校准电路 | |
| JP2010220049A (ja) | 比較器およびad変換器 | |
| CN101286731A (zh) | 高速差动至单端信号转换电路 | |
| Abdelhamid et al. | A 12-bit, 200MS/s digitally calibrated pipeline ADC with Embedded Sample and Hold |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |