JP7207382B2 - 多層基板 - Google Patents

多層基板 Download PDF

Info

Publication number
JP7207382B2
JP7207382B2 JP2020161099A JP2020161099A JP7207382B2 JP 7207382 B2 JP7207382 B2 JP 7207382B2 JP 2020161099 A JP2020161099 A JP 2020161099A JP 2020161099 A JP2020161099 A JP 2020161099A JP 7207382 B2 JP7207382 B2 JP 7207382B2
Authority
JP
Japan
Prior art keywords
electrodes
conductive particles
semiconductor substrate
conductive
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020161099A
Other languages
English (en)
Other versions
JP2020202409A (ja
Inventor
恭志 阿久津
朋之 石松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dexerials Corp
Original Assignee
Dexerials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dexerials Corp filed Critical Dexerials Corp
Publication of JP2020202409A publication Critical patent/JP2020202409A/ja
Application granted granted Critical
Publication of JP7207382B2 publication Critical patent/JP7207382B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54426Marks applied to semiconductor devices or parts for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/11001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/111Manufacture and pre-treatment of the bump connector preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/13078Plural core members being disposed next to each other, e.g. side-to-side arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13157Cobalt [Co] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/1319Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/1357Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13575Plural coating layers
    • H01L2224/1358Plural coating layers being stacked
    • H01L2224/13582Two-layer coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • H01L2224/16058Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/17104Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • H01L2224/17107Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area the bump connectors connecting two common bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/1718Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/27001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/27003Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the layer preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/271Manufacture and pre-treatment of the layer connector preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/275Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/27515Curing and solidification, e.g. of a photosensitive layer material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/29386Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2224/29387Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/811Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/81101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a bump connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/81122Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/8113Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/81132Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/819Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
    • H01L2224/81901Pressing the bump connector against the bonding areas by means of another connector
    • H01L2224/81903Pressing the bump connector against the bonding areas by means of another connector by means of a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312Aligning
    • H01L2224/83121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/83122Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312Aligning
    • H01L2224/83121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/8313Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312Aligning
    • H01L2224/83121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/83132Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83856Pre-cured adhesive, i.e. B-stage adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06548Conductive via connections through the substrate, container, or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586Housing with external bump or bump-like connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06589Thermal management, e.g. cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00012Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00015Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed as prior art
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/053Oxides composed of metals from groups of the periodic table
    • H01L2924/054313th Group
    • H01L2924/05432Al2O3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/053Oxides composed of metals from groups of the periodic table
    • H01L2924/054414th Group
    • H01L2924/05442SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0635Acrylic polymer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/38Effects and problems related to the device integration
    • H01L2924/384Bump effects
    • H01L2924/3841Solder bridging

Description

本発明は、多層基板に関する。
ICの高密度実装分野では、IC等の電子部品が組み込まれた半導体基板を積層した多層基板が使用されている。
多層基板の製造方法としては、バンプを有する貫通電極を個々の半導体基板に形成し、対向する半導体基板の貫通電極同士をバンプのリフローにより接続する方法(特許文献1)や対向する半導体基板の間に、絶縁接着剤層中に導電粒子が分散している異方導電性フィルムを挟み、加熱加圧して貫通電極同士を接続する方法(特許文献2)がある。
特開2010-272737号公報 特開平8-330736号公報
しかしながら、個々の半導体基板の貫通電極にバンプを形成し、対向する半導体基板の貫通電極をハンダのリフローにより接続し、半導体基板を積層していく方法は製造工程が煩雑である。
対向する貫通電極を、異方導電性フィルムを使用して接続し、半導体基板を積層していく方法では、多層基板の製造工程を簡略化することができるが、異方導電性フィルムが絶縁接着剤層に導電粒子をランダムに分散させたものであるため、対向する半導体基板の貫通電極間に異方導電性フィルムの導電粒子が十分に挟まれない場合があることにより導通特性がばらつくという問題がある。一方で、貫通電極の接続に寄与しない導電粒子が、対向する半導体基板間に多数存在することにより、無用な導電粒子にコストがかかるという問題もあった。
そこで、異方導電性フィルムを用いて半導体基板を積層し、導通特性に優れた多層基板を簡便な製造工程で低コストに提供することを課題とする。
本発明者は、異方導電性フィルムを用いて半導体基板を積層し多層基板を製造するにあたり、異方導電性フィルムの絶縁接着剤中の導電粒子を、半導体基板の貫通電極の配置に対応して選択的に配置すると、対向する半導体基板の貫通電極を導電粒子で確実に接続することができ、また、接続に寄与しない導電粒子数を低減させて多層基板の製造コストを下げられることを見出し、本発明を想到した。
即ち、本発明は、貫通電極を有する半導体基板が積層されている多層基板であって、
多層基板の平面視において、貫通電極が対向する位置に導電粒子が選択的に存在し、
対向する貫通電極が導電粒子により接続され、該貫通電極が形成されている半導体基板同士が絶縁接着剤により接着している接続構造を有する多層基板を提供する。
特に、この多層基板として、貫通電極を有する第1半導体基板と、貫通電極を有する第2半導体基板とが積層されている多層基板であって、
第1半導体基板の貫通電極と第2半導体基板の貫通電極が対向し、それらの間に選択的に配置された導電粒子により接続され、
第1半導体基板と第2半導体基板が絶縁接着剤により接着している接続構造を有する態様を提供する。
また、本発明は、半導体基板に形成された貫通電極同士を対向させて接合する多層基板の製造方法であって、貫通電極が対向する部分の多層基板の平面視における位置に対応して導電粒子が絶縁接着剤層に選択的に配置された異方導電性フィルムを、貫通電極を有する半導体基板同士の間に挟み、該異方導電性フィルムを加熱加圧することによりこれら半導体基板を異方導電性接続する多層基板の製造方法を提供する。
特に、この多層基板の製造方法として、貫通電極を有する第1半導体基板と、貫通電極を有する第2半導体基板を、それらの貫通電極同士を対向させて接合する多層基板の製造方法であって、第1半導体基板と第2半導体基板との間に、貫通電極の配置に対応して導電粒子が絶縁接着剤層に選択的に配置された異方導電性フィルムを挟み、該異方導電性フィルムを加熱加圧することにより第1半導体基板と第2半導体基板を異方導電性接続する態様を提供する。
さらに、本発明は上述の多層基板の製造方法に使用する異方導電性フィルムとして、絶縁接着剤層と、該絶縁接着剤層に配置された導電粒子を含む異方導電性フィルムであって、異方導電性フィルムで接続する貫通電極の配置に対応して導電粒子が絶縁接着剤層に選択的に配置されている異方導電性フィルムを提供する。
また、上述の多層基板の製造方法に有用な異方導電性フィルムとして、絶縁接着剤層と、該絶縁接着剤層に配置された導電粒子を含む異方導電性フィルムであって、2個以上の導電粒子が近接している導電粒子ユニットが形成されており、
該導電粒子ユニットにおいて、任意の導電粒子と、該導電粒子に最近接している導電粒子との距離が導電粒子径の0.2~0.5倍である異方導電性フィルムを提供する。
本発明の多層基板によれば、半導体基板の貫通電極同士が導電粒子により確実に接続されているので導通特性が安定し、接続に寄与しない導電粒子が半導体基板間で低減しているので多層基板の製造コストが抑制される。また、同様の理由で、計装工数の削減にも効果がある。
本発明の多層基板は、導電粒子が特定の位置に選択的に配置された異方導電性フィルムの使用により、簡便な工程で製造することができる。
特に本発明の方法によって半導体基板が3つ以上積層されている多層基板を製造する場合に、積層する半導体基板間に、共通する異方導電性フィルムを使用すると、多層基板のトータルの製造コストを大きく削減することができる。したがって、本発明の多層基板を低価格で提供することが可能となる。
図1は、本発明の一実施態様の多層基板1Aの断面図である。 図2は、本発明の一実施態様の多層基板1Bの断面図である。 図3Aは、多層基板1Bの製造工程の説明図である。 図3Bは、多層基板1Bの製造工程の説明図である。 図3Cは、多層基板1Bの製造工程の説明図である。 図3Dは、多層基板1Bの製造工程の説明図である。 図4は、多層基板1Cの断面図である。 図5Aは、多層基板1Dの断面図である。 図5Bは、多層基板1Dの製造に使用する異方導電性フィルム10Dにおける導電粒子の配置図(平面図)である。 図6は、実施例1の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図7は、実施例3の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Aは、実施例4の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Bは、実施例5の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Cは、実施例6の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Dは、実施例7の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Eは、実施例8の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Fは、実施例9の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Gは、実施例10の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。 図8Hは、実施例11の多層基板の製造に使用した半導体基板の表面における電極と導電粒子の配置図である。
以下、図面を参照しつつ本発明を詳細に説明する。なお、各図中、同一符号は、同一又は同等の構成要素を表している。
<多層基板における接続構造>
図1は、本発明の一実施態様の多層基板1Aの断面図である。
この多層基板1Aは、配線基板2に3層の半導体基板3A、3B、3Cが積層されたものであり、各半導体基板3A、3B、3Cは、IC等の半導体部品が形成された半導体ウエハである。配線基板2には貫通電極4Xが形成され、各半導体基板3A、3B、3Cには貫通電極4A、4B、4Cが形成されている。そして、配線基板2の表面で貫通電極4Xが露出する部分や、貫通電極4A、4B、4Cが半導体基板の表面に露出する部分には、それぞれ電極パッドが形成されている。なお、本発明において半導体基板3A、3B、3Cとしては、半導体チップを使用してもよい。また、本発明において、多層基板を構成する半導体基板の積層数に特に制限はない。
多層基板1Aには、配線基板2の貫通電極4Xと第1半導体基板3Aの貫通電極4Aとが対向し、これら貫通電極4X、4Aが、これらの間に選択的に配置された導電粒子11により電気的に接続されている接続構造がある。また、第1半導体基板3Aの貫通電極4Aと第2半導体基板3Bの貫通電極4Bが対向し、これら貫通電極4A、4Bが、これらの間に選択的に配置された導電粒子11により電気的に接続されている接続構造がある。
この接続構造において、貫通電極4A、4Bの対向する部位に導電粒子11が選択的に配置されたとは、導電粒子11がもっぱら貫通電極4A、4Bの対向面又はその近傍に存在し、貫通電極4A、4Bの対向面で1個以上の導電粒子11が捕捉されていることをいう。貫通電極4A、4Bの対向面における捕捉数は、1~数個がコストの上では好ましい。異方導電性フィルムを用いて貫通電極4A、4Bの対向面に複数個の導電粒子を配置する場合、半導体基板3A、3Bと導電粒子11との位置合わせの精度を緩和することができる。一方、導通安定性の上からは貫通電極4A、4Bの対向面における捕捉数を10個以上とすることが好ましい。異方導電性フィルムを用いて貫通電極4A、4Bの対向面に導電粒子を配置する場合に、より安定して導電粒子が捕捉されるようにするため、異方導電性フィルムの対応する箇所には、貫通電極4A、4Bの対向面で捕捉させようとする所期の導電粒子数の等倍から数倍の導電粒子を配置してもよい。このようにすることで、位置あわせの精度を緩和させることができ、且つ半導体基板の製造に要する時間を削減する効果も期待できる。
第1半導体基板3Aと第2半導体基板3Bの対向面同士は絶縁接着剤12により接着されている。絶縁接着剤12は、後述する異方導電性フィルム10Aの絶縁接着剤層から形成される。
第1半導体基板3Aの貫通電極4Aと接続した第2半導体基板3Bの貫通電極4Bは、第3半導体基板3C側において、第3半導体基板3Cの貫通電極4Cとも対向しており、それらの間に選択的に配置された導電粒子11により第2半導体基板3Bの貫通電極4Bと第3半導体基板3Cの貫通電極4Cとが電気的に接続されている。この第2半導体基板3Bと第3半導体基板3Cの対向面同士も絶縁接着剤12により接着されている。
このように、多層基板1Aは、配線基板2の貫通電極4Xと、3層の半導体基板の貫通電極4A、4B、4Cが多層基板の積層方向に直線状に繋がった接続構造を有する。この直線状に繋がった接続構造によれば電気伝送の経路が短くなるので、伝送速度を向上させることができる。
<多層基板における導電粒子>
多層基板1Aは、後述するように多層基板を構成する各層を、導電粒子が特定の配置を有する本発明の異方導電性フィルムを用いて接続することにより製造される。異方導電性フィルムにおける導電粒子11の粒子径の大きさは、通常、貫通電極4A、4Bの対向面の径よりも小さいが、多層基板1Aでは、導電粒子11が当初の形状から潰れていることにより粒子径の大きさは、貫通電極4A、4Bの対向面の径と同程度となってもよい。これは、潰れた導電粒子11が貫通電極4A、4Bの対向面内に収まっていてもよく、外周部の少なくとも一部が、貫通電極4A、4Bの対向面からはみ出た状態でもよいことを意味する。なお、導電粒子11の構成素材にもよるが、導電粒子11は、多層基板1Aにおいても粒子形状を維持している場合がある。
多層基板1Aの第1半導体基板3Aと第2半導体基板3Bの間では、上述のように貫通電極4A、4Bの対向する部位に導電粒子11が選択的に存在し、殆どの導電粒子11が対向する貫通電極4A、4Bに捕捉されている。このため、対向する貫通電極4A、4Bに捕捉されていない導電粒子11が存在するとしても、そのような導電粒子11の数は、第1半導体基板3Aと第2半導体基板3Bの間に存在する導電粒子の総数の好ましくは5%以下、より好ましくは0.5%以下である。特に導電粒子11の略すべてが貫通電極4A、4Bで捕捉されているようにすることが好ましい。多層基板1Aを構成するその他の半導体基板間においても同様である。このように貫通電極4A、4B、4Cの接続に寄与しない導電粒子11を低減させることにより、性能をシミュレーション解析しやすくなり、改善工数を削減することができる。
<配線基板>
ここで、多層基板1Aを構成する配線基板2としては、FR4等のガラスエポキシ基板等を使用することができる。配線基板2として、ICチップもしくはIC形成用のシリコンウェーハーを用いてもよい。配線基板2は、多層基板1Aの用途等に応じて適宜選択される。
配線基板2の電極部分には、必要に応じてハンダボール5が設けられる。
<半導体基板>
半導体基板3A、3B、3Cとしては、貫通電極4A、4B、4Cを有するものであれば特に制限は無く、例えば、シリコン等一般的半導体材料を使用することができる。
貫通電極4A、4B、4Cの仕様は適宜設定することができる。例えば、貫通電極4A、4B、4Cは、電極パッドを備えたものでも、バンプを備えたものでもよい。ただし、半導体基板3A、3B、3Cを積層した場合に、各半導体基板3A、3B、3Cの貫通電極4A、4B、4Cが多層基板1Aの厚み方向に少なくとも2層の半導体基板にわたって直線状に繋がるように、好ましくは多層基板1Aの表裏に渡って直線状に繋がるように配置されているものを使用する。
<搭載部品>
本発明の多層基板には、必要に応じて種々の部品を搭載することができる。
例えば図2に示す多層基板1Bは、各層の貫通電極4X、4A、4B、4Cが直線状に繋がった接続構造を有し、最外層には貫通電極4Cに接続した放熱用のヒートシンク6を有する。したがって、多層基板1Bは、配線基板2や半導体基板3A、3B、3Cに形成されたIC等の電子部品等から放出される熱をヒートシンク6により効率的に放熱することが可能となる。
<多層基板の製造方法>
本発明の多層基板の製造方法としては、例えば、図2の多層基板1Bの場合、まず、図3Aに示すように、貫通電極4Xを有する配線基板2と貫通電極4Aを有する半導体基板3Aとの間に、接続すべき貫通電極4X、4Aの配置に対応して導電粒子11が絶縁接着剤層12に選択的に配置された本発明の異方導電性フィルム10Aを挟み、異方導電性フィルム10Aを加熱加圧することにより配線基板2と第1半導体基板3Aを異方導電性接続し、図3Bに示す2層の接続構造体を得る。より具体的には、配線基板2と異方導電性フィルム10Aを、接続すべき貫通電極4Xと導電粒子11の配置が合うように位置合わせして重ね、さらに第1半導体基板3Aも同様に位置合わせして重ね合わせ、加熱加圧してこれらを異方導電性接続する。
同様にして、図3Cに示すように、第1半導体基板3Aと異方導電性フィルム10Bを位置合わせして重ね、その上に第2半導体基板3Bを位置合わせして重ね、加熱加圧して異方導電性接続し、図3Dに示す3層の接続構造を得る。さらに同様にして第2半導体基板3Bの上に異方導電性フィルムと第3半導体基板3Cを位置合わせして重ね、加熱加圧する。この位置合わせは、異方性導電フィルムの貫通電極に対応する導電粒子(後述するように導電粒子ユニットが形成されている場合には、その導電粒子ユニットを構成する導電粒子)と、貫通電極とをCCDなどを用いて観測し、それらを重ね合わせることにより行ってもよい。
その後、第3半導体基板3C上にヒートシンク6を熱伝導性テープ等により接続し、配線基板2の電極パッドにハンダボール5を形成し、常法により多層基板1Bを得る。あるいは、ハンダボール5に代えて導電粒子を設けてもよい。
なお、配線基板2又は半導体基板3A、3B、3Cと異方導電性フィルム10A、10Bとの位置合わせの方法としては、配線基板2、半導体基板3A、3B、3C及び異方導電性フィルム10A、10Bに、それぞれアライメントマークをつけておき、それらのアライメントマークを合わせることにより位置合わせを行うこともできる。
即ち、従来、半導体基板を積層して多層基板を製造する場合、半導体基板には一例として数十μm~数百μmの大きさのアライメントマークが形成され、CCD又はレーザーを用いて半導体基板同士の位置合わせが行われている。一方、異方導電性フィルムには導電粒子が単分散又は格子状に配置されているため異方導電性フィルムにアライメントマークはつけられていない。これに対し、本発明で使用する異方導電性フィルムは、接続すべき貫通電極の配置に対応して導電粒子11が絶縁接着剤層12に選択的に配置されたものであるから、導電粒子11の配置をアライメントマークの代替とすることができる。このような導電粒子の配置も含めて異方導電性フィルムには、何らかのアライメントマークを設けることが好ましい。
<異方導電性フィルム>
本発明の多層基板の製造方法に使用する本発明の異方導電性フィルムは、接続すべき貫通電極の配置に対応して導電粒子11が絶縁接着剤層12に選択的に配置され、好ましくは導電粒子11によりアライメントマークが形成されたものである。アライメントマークとしては、導電粒子の配置により形成したものが好ましい。これにより、アライメントマークを明確に検出することができ、かつ異方導電性フィルムにアライメントマークをつけるための新たな工程の追加が不要となる。一方、アライメントマークは、レーザー照射などで絶縁接着剤層12を部分的に硬化させることにより形成してもよい。これによりアライメントマークを付する位置の変更が容易となる。
このような異方導電性フィルムの製造方法としては、導電粒子11の配置に対応した凸部を有する金型を、金属プレートに機械加工、レーザー加工、フォトリソグラフィなどの公知の加工方法を行うことで作製し、その金型に硬化性樹脂を充填し、硬化させることにより凹凸が反転した樹脂型を製造し、その樹脂型の凹部に導電粒子を入れ、その上に絶縁接着剤層形成用組成物を充填し、硬化させ、型から取り出せばよい。
また、絶縁接着剤層12に導電粒子11を特定の配置におくために、絶縁接着剤層形成組成物層の上に、貫通孔が所定の配置で形成されている部材を設け、その上から導電粒子11を供給し、貫通孔を通過させるなどの方法でもよい。
<異方導電性フィルムを形成する導電粒子>
異方導電性フィルム10A、10Bを形成する導電粒子としては、公知の異方導電性フィルムに用いられているものの中から適宜選択することができる。例えば、ハンダ、ニッケル、コバルト、銀、銅、金、パラジウムなどの金属粒子、金属被覆樹脂粒子などが挙げられる。金属被覆樹脂粒子の金属被覆は、無電解メッキ法、スパッタリング法等の公知の金属膜形成方法を利用して形成することができる。金属被覆は、コア樹脂材の表面に形成されていれば特に制限はない。コア樹脂材は、樹脂のみから形成してもよく、導通信頼性の向上のために導電微粒子を含有させたものとしてもよい。
導電粒子としては、上述した粒子のうち、導通信頼性とコストの点でハンダ粒子を使用することが好ましい。一方、後工程でリフロー工程が不要の場合等においては、金属被覆樹脂粒子を使用することが好ましい。本発明では貫通電極同士の接続や半導体基板同士の接着を、絶縁性接着剤層に導電粒子が配置されている異方導電性フィルムの加熱加圧により行うため、導電粒子として金属被覆樹脂粒子を使用すると、加熱加圧を低温化することが可能になり、絶縁性接着剤の材料選択の幅が広がるためである。
また、導電粒子としては、2種以上の粒子を併用することもできる。
導電粒子11の粒子径は、電極間接合の安定性の点から、好ましくは2~40μmである。
<異方導電性フィルムを形成する絶縁接着剤層>
絶縁接着剤層12としては、公知の異方導電性フィルムで使用される絶縁性樹脂層を適宜採用することができる。例えば、アクリレート化合物と光ラジカル重合開始剤とを含む光ラジカル重合型樹脂層、アクリレート化合物と熱ラジカル重合開始剤とを含む熱ラジカル重合型樹脂層、エポキシ化合物と熱カチオン重合開始剤とを含む熱カチオン重合型樹脂層、エポキシ化合物と熱アニオン重合開始剤とを含む熱アニオン重合型樹脂層等を使用することができる。また、これらの樹脂層は、必要に応じて、それぞれ重合したものとすることができる。また、絶縁接着剤層12を、複数の樹脂層から形成してもよい。
ただし、多層基板1Aからチップが切り出される等の用途により、多層基板1Aの製造後に多層基板1Aが切断される場合には、絶縁接着剤層12は切断に耐える柔軟性と接着性を有することが好ましい。
また、絶縁接着剤層12には、必要に応じてシリカ微粒子、アルミナ、水酸化アルミ等の絶縁性フィラーを加えても良い。絶縁性フィラーの配合量は、絶縁接着剤層を形成する樹脂100質量部に対して3~40質量部とすることが好ましい。これにより、異方導電性接続時に絶縁接着剤層12が溶融しても、溶融した樹脂で導電粒子11が不用に移動することを抑制することができる。
絶縁性フィラーの大きさは、異方導電性接続を阻害しない大きさであることが望ましい。
こうして製造した異方導電性フィルム10A、10Bでは、所定の位置以外に存在する導電粒子はほとんど存在しない。しかし、所定の位置に存在しても対向する貫通電極4A、4Bに捕捉されない導電粒子は存在しえる。したがって、この異方導電性フィルム10A、10Bを半導体基板3A、3Bの接続に使用した後において、対向する半導体基板3A、3Bの間で、貫通電極4A、4Bに捕捉されていない導電粒子11の数は、対向する半導体基板3A、3Bの間に存在する導電粒子11の総数の好ましくは5%以下となる。
<変形態様1>
本発明の多層基板は種々の態様をとることができる。
例えば、図4に示す多層基板1Cは、図1に示した多層基板1Aにおいて、配線基板2の貫通電極4Xと第1半導体基板3Aの貫通電極4Aとを接続する異方導電性フィルムと、第1半導体基板3Aの貫通電極4Aと第2半導体基板3Bの貫通電極4Bとを接続する異方導電性フィルムと、第2半導体基板3Bの貫通電極4Bと第3半導体基板3Cの貫通電極4Cとを接続する異方導電性フィルムとして、共通する異方導電性フィルムを使用することにより製造したものである。即ち、異方導電性フィルムとして、製造しようとする多層基板1Cの平面視において、配線基板2又は各半導体基板3A、3B、3Cの貫通電極同士が対向する位置に対応して導電粒子11が絶縁接着剤層12に選択的に配置されたものが使用される。これにより、多層基板1Cの平面視において、貫通電極4X、4A、4B、4Cが対向する位置に導電粒子11、11xが存在することになる。言い換えると、対向する貫通電極の間には、必ずしも該貫通電極のみに対して選択的に配置された導電粒子が存在するわけではない。例えば、半導体基板3Aと半導体基板3Bとの間には、これらに形成されている貫通電極4A、4Bが対向する位置に導電粒子11が選択的に配置されている他、半導体基板3Aの貫通電極4Aと半導体基板の貫通電極4Bとの接続には寄与しない導電粒子11xも存在する。よって、半導体基板3Aと半導体基板3Bとの間に存在する全導電粒子に対し、半導体基板3Aと半導体基板3Bとの間で貫通電極に捕捉されない導電粒子が5%を超えて存在し得る。しかし、半導体基板3Aと半導体基板3Bの間にあってこれらの接続に寄与していない導電粒子11xは、配線基板2の貫通電極4Xと第1半導体基板3Aの貫通電極4Aとの接続に寄与している。また、多層基板1Cの平面視において、貫通電極同士が対向しない位置には、導電粒子は配置されていない、あるいは実質的に存在していない。即ち、図4に示す多層基板1Cにおいて、多層基板のフィルム厚方向の任意の断面の各半導体基板間には、全ての貫通電極と垂直方向に重なる位置に導電粒子が存在している状態が好ましい。
このように各半導体基板を、共通する異方導電性フィルムを用いて接続すると、多層基板の製造に要するトータルコストを削減することができる。また、多層基板のラインアップの増加(仕様変更)にも容易に対応することができる。
以上のように、本発明の多層基板では、多層基板の平面視において、貫通電極が対向する位置に導電粒子が選択的に存在する。そして、そのように配置された導電粒子により、対向する貫通電極が接続され、該貫通電極が形成されている半導体基板同士が絶縁接着剤により接着している。この場合に、対向する貫通電極は、図1に示したように、該対向する貫通電極の間のみに選択的に配置された導電粒子11により接続されていてもよく、また、図4に示したように、対向する貫通電極が形成されている半導体基板間に、該対向する貫通電極の接続に寄与しない導電粒子11xが含まれていてもよい。
<変形態様2>
図5Aに示す多層基板1Dは、図1に示した多層基板1Aにおいて、対向する貫通電極4X、4A、4B、4Cが、それぞれ2個以上の導電粒子11により接続されているものである。図5Bは、この接続に使用する異方導電性フィルム10Dにおける導電粒子11の配置を示す平面図である。
この異方導電性フィルム10Dでは、絶縁接着剤層12に2個以上の導電粒子4が近接して配置された導電粒子ユニット11uが形成されている。各導電粒子ユニット11uは、好ましくは、この異方導電性フィルム1Dで接続する貫通電極の配置に対応して配置され、導電粒子ユニット11uを構成する複数個の導電粒子11によって、対向する貫通電極が、接続されるようにする。対向する貫通電極を、導電粒子ユニット11uを構成する複数の導電粒子11で接続することにより、一つずつの導電粒子で接続する場合に比して、接続後の導通抵抗をロバスト化させることができる。
異方導電性フィルムにおいて、導電粒子ユニット11uを構成する導電粒子数は、2個以上であり、3個以上が導通安定性の観点からより好ましい。また、異方導電性接続時に、対向する貫通電極の電極面内だけでなく、電極の外周にも導電粒子を存在させることでフィルムの貼り合せズレの許容範囲を広くすることができる点から、導電粒子ユニット11uを構成する導電粒子数は30個以下が好ましく、20個以下がより好ましい。
また、貫通電極の対向部分に複数個の導電粒子を捕捉させやすくする点から、導電粒子ユニット11uにおいて、導電粒子ユニット11u内の任意の導電粒子と、その導電粒子に最近接している導電粒子との距離Lは、導電粒子径の0.5倍未満が好ましく、隣接する導電粒子同士が接触していてもよい。一方、異方導電性接続時により潰れた導電粒子11同士が干渉し合って導電粒子の配置が所期の位置からずれることを防止する点からは、導電粒子ユニット11uにおいて隣接する導電粒子は、導電粒子径の0.2倍以上離れていることが好ましい。
<変形態様3>
各半導体基板を、共通する異方導電性フィルムを用いて接続することにより多層基板の製造に要するトータルコストを削減する場合に、導電粒子ユニット11uが一面に配置されている異方導電性フィルムを使用して多層基板を製造してもよい。この場合、各導電粒子ユニット11uを構成する導電粒子数は3個以上、好ましくは12個以上、より好ましくは20個以上であり、各導電粒子ユニット内で導電粒子が一列ではなく、面状に配置されているものとする。導電粒子ユニット11u同士の間隔は、ショートの発生を回避するため、導電粒子径の1倍以上とし、半導体基板の電極間隔に応じて適宜定める。導電粒子ユニットの径もしくは最長辺の長さの、電極の径もしくは最長辺の長さに対する割合は、小さすぎると電極における導電粒子の捕捉性が劣り、大きすぎるとショートの発生が懸念されることから、下限が好ましくは0.3倍以上、より好ましくは0.5倍以上、さらに好ましくは0.7倍以上であり、上限が好ましくは3倍以下、より好ましくは2倍以下である。また、導電粒子ユニットの径もしくは最長辺の長さが、電極の径もしくは最長辺の長さの等倍未満であれば電極内に導電粒子ユニットが収まることになるため、導電粒子の挟待の状態は良好になり易く、等倍以上であれば導電粒子と電極の位置あわせにおけるマージンが広くなるので多層基板の製造時間の短縮を図ることができる。
導電粒子ユニット11uが適当な間隔で一面に配置されている異方導電性フィルムを共通して用いることにより、接続する半導体基板ごとに導電粒子の配置が異なる異方導電性フィルムを使用する場合に比して、多層基板の製造コストを大きく低減させることができる。このような異方導電性フィルム、及びこれを用いた多層基板も本発明は包含する。
本発明の多層基板は、高密度半導体パッケージ等を始めとして、高密度実装が要求される各種半導体の種々の用途に使用することができる。また、多層基板を所定のサイズにカットして使用してもよい。
以下、実施例により本発明を具体的に説明する。
実施例1~3、比較例1
(1)半導体基板
多層基板を構成する半導体基板3として、外形が7mm□、厚み200μmの矩形で、図6に示すように、クロム製電極パッドを有する貫通電極4がペリフェラル配置(φ30μm、85μmピッチ、280ピン)に形成されているものを用意した。半導体基板には、アライメントマークとして200μm□の四角形マークが形成されている。
(2)異方導電性フィルムの製造
表1に示すように、所定の粒子径の導電粒子(微粉半田粉、三井金属鉱業(株))を、絶縁接着剤層にランダムに配置するか(比較例1、粒子密度17.1個/mm2)、又は半導体基板の電極配置に対応させて配置した(実施例1~3、85μmピッチ、280箇所)異方導電性フィルムを製造した。
この場合、実施例1、2では、図6に示すように、電極4の1カ所あたり1個の導電粒子11を配置し、実施例3では、図7に示すように、電極4の1カ所あたり3個の導電粒子11を配置した。
また、実施例1~3では、アライメントマークを導電粒子の配列により形成した。この場合、導電粒子の配列の輪郭が半導体基板のアライメントマークの輪郭と略一致するようした。
より具体的には、厚さ2mmのニッケルプレートを用意し、凸部(径25μm、高さ20μm)が上述の電極の配置となるようパターニングして転写原盤を作製し、転写原盤に、フェノキシ樹脂(YP-50、新日鉄住金化学(株))60質量部、アクリレート樹脂(M208、東亞合成(株))29質量部、光重合開始剤(IRGACURE184、BASFジャパン(株))2質量部を含有する光重合性樹脂組成物を、乾燥厚みが30μmとなるように塗布し、80℃で5分間乾燥後、高圧水銀ランプにて1000mJ光照射することにより、凹部を有する転写型を作成した。
一方、フェノキシ樹脂(YP-50、新日鉄住金化学(株))60質量部、エポキシ樹脂(jER828、三菱化学(株))40質量部、及びカチオン系硬化剤(SI-60L、三新化学工業(株))2質量部から絶縁接着剤形成用組成物を調製し、それをフィルム厚50μmのPETフィルム上に塗布し、80℃のオーブンにて5分間乾燥させ、PETフィルム上に絶縁性樹脂からなる粘着層を5μmで形成した。
前述の凹部を有する転写型に導電粒子を充填し、その上に上述の絶縁性樹脂の粘着層を被せ、紫外線を照射して絶縁性樹脂に含まれる硬化性樹脂を硬化させた。そして、型から絶縁性樹脂を剥離し、粘着層と同様に作製した絶縁性樹脂層(厚み15μm)を60℃、0.5MPaで積層し、各実施例の異方導電性フィルムを製造した。
一方、導電粒子がランダムに分散している比較例1の異方導電性フィルムは、導電粒子と絶縁性樹脂を自転公転式混合装置((株)シンキー)で撹拌して導電粒子の分散物を得、その分散物の塗膜を20μmに形成することにより製造した。
(3)多層基板の製造
(1)で用意した半導体基板を、(2)で製造した異方導電性フィルムを用いて表1に示した積層数で重ね合わせ、加熱加圧(180℃、40MPa、20秒)することにより多層基板を製造した。
(4)評価
得られた多層基板について、(a)導通抵抗、(b)導通信頼性、(c)ショート発生
率、を次のように評価した。これらの結果を表1に示す。
(a)導通抵抗
多層基板の表裏の電極間の導通抵抗を、デジタルマルチメータ(34401A、アジレント・テクノロジー(株))を使用し、4端子法にて、電流1mAを流して測定した。測定された抵抗値が5Ω以下をOKとし、5Ωを超えるものをNGとした。
(b)導通信頼性
多層基板を温度85℃、湿度85%RHの恒温槽に500時間おいた後の導通抵抗を、(a)と同様に測定し、その導通抵抗が10Ω以下をOKとし、10Ωを超えるものをNGとした。
(c)ショート発生率
積層した半導体基板を一枚ずつ剥離し、隣り合う電極が導電粒子でショートしているか否かを観察し、ショートが無い場合をOK、1つでもあるとNGとした。
Figure 0007207382000001
表1から第1半導体基板と第2半導体基板を、導電粒子がランダムに分散した異方導電性フィルムを用いて接続した比較例1は導通抵抗や導通信頼性に劣るが、電極配置に対応させて導電粒子を選択的に配置した実施例1~3では導通抵抗、導通信頼性、ショート発生率のいずれも良好であった。
なお、実施例3では、貫通電極4内に3個の導電粒子11が配置されるようにしたため、異方導電性フィルムと半導体基板との位置合わせにマージンをとることができた。
実施例4~11
実施例4~7では、実施例1において、導電粒子として表2に示す平均粒子径の金/ニッケル被覆樹脂粒子(ミクロパール、積水化学工業(株))を使用し、電極あたりの導電粒子の個数と、電極に対する導電粒子の配置と、導電粒子間の最近接距離を表2に示すように変更し、導電粒子の配列によりアライメントマークを形成することなく導電粒子と電極とを直接位置合わせしてフィルムを貼り合わせた以外は、実施例1の操作を繰り返すことにより異方導電性フィルムを製造し、異方導電性フィルムを用いた多層基板を製造し、多層基板を評価した。その結果、実施例4~7のいずれにおいても導通抵抗、導通信頼性、及びショート発生率が良好であった。なお、実施例5、7、9では、アライメントマークに対応する導電粒子の配列がなくても、電極の外周部にも導電粒子を存在させたため、フィルムの貼り合せ工程で位置ずれの許容範囲を広くすることができた。
また、実施例8~11では、半導体基板のペリフェラル配置の電極(85μmピッチ、280ピン)を構成する個々の電極4の外形をφ30μmの円形から30μm×50μmの矩形(電極の配列方向が30μm)に変更し、実施例4~7と同様の操作を繰り返した。その結果、実施例8~11のいずれにおいても導通抵抗、導通信頼性、及びショート発生率が良好であった。
Figure 0007207382000002
参考例1
実施例1において、導電粒子を平均粒子径10μmのニッケル被覆樹脂粒子(ミクロパール、積水化学工業(株))とし、導電粒子の配置を、導電粒子間距離10μmの4方格子(導電粒子の個数密度:2500個/mm)とする以外は実施例1と同様の操作を繰り返すことにより異方導電性フィルムを製造し、異方導電性フィルムを用いた多層基板を製造し、多層基板を評価した。その結果、いずれの実施例も導通抵抗、導通信頼性、及びショート発生率が良好であった。
参考例2
実施例1において、導電粒子を平均粒子径4μmのニッケル被覆樹脂粒子(ミクロパールAUL704、積水化学工業(株))とし、導電粒子の配置を、導電粒子間距離4μmの4方格子(導電粒子の個数密度:16000個/mm)とする以外は実施例1と同様の操作を繰り返すことにより異方導電性フィルムを製造し、異方導電性フィルムを用いた多層基板を製造し、多層基板を評価した。その結果、いずれの実施例も導通抵抗、導通信頼性、及びショート発生率が良好であった。
1A、1B、1C、1D 多層基板
2 配線基板
3、3A、3B、3C 半導体基板
4、4A、4B、4C、4x 貫通電極
5 ハンダボール
6 ヒートシンク
10A、10B、10D 異方導電性フィルム
11、11x 導電粒子
11u 導電粒子ユニット
12 絶縁接着剤又は絶縁接着剤層
L 導電粒子間の距離

Claims (17)

  1. 貫通電極を有する半導体基板が積層されている多層基板であって、
    多層基板の平面視において、貫通電極が対向する位置に少なくとも導電粒子が存在し、
    3個以上の導電粒子が近接している導電粒子ユニットが形成されており、
    該導電粒子ユニットの径もしくは最長辺の長さの、電極の径もしくは最長辺の長さに対する割合が0.7倍以上2倍以下であり、
    対向する貫通電極が導電粒子により接続され、該貫通電極が形成されている半導体基板同士が絶縁接着剤により接着している接続構造を有する多層基板。
  2. 貫通電極を有する半導体基板が積層されている多層基板であって、
    多層基板の平面視において、貫通電極が対向する位置に少なくとも導電粒子が存在し、
    3個以上の導電粒子が近接している導電粒子ユニットが形成されており、
    該導電粒子ユニットにおいて、任意の導電粒子と、該導電粒子に最近接している導電粒子との距離が導電粒子径の0.2倍以上0.5倍未満であり、
    対向する貫通電極が導電粒子により接続され、該貫通電極が形成されている半導体基板同士が絶縁接着剤により接着している接続構造を有する多層基板。
  3. 貫通電極を有する第1半導体基板と、貫通電極を有する第2半導体基板とが積層されている多層基板であって、
    第1半導体基板の貫通電極と第2半導体基板の貫通電極が、それらの間に配置された導電粒子により接続されている接続構造を有する請求項1又は2記載の多層基板。
  4. 貫通電極を有する第3半導体基板が第2半導体基板に積層されており、
    第1半導体基板の貫通電極と接続している第2半導体基板の貫通電極と第3半導体基板の貫通電極とが対向し、それらの間に配置された導電粒子により接続され、
    第2半導体基板と第3半導体基板が絶縁接着剤により接着している接続構造を有する請求項3記載の多層基板。
  5. 第1半導体基板と第2半導体基板の間で、対向する貫通電極に捕捉されていない導電粒子の数が第1半導体基板と第2半導体基板の間に存在する導電粒子の総数の5%以下である請求項1~4のいずれかに記載の多層基板。
  6. 多層基板の最外層にヒートシンクを有し、ヒートシンクと、導電粒子で接続されることにより多層基板の積層方向に繋がった貫通電極とが接続している請求項1~5のいずれかに記載の多層基板。
  7. 上記対向する貫通電極に捕捉されている導電粒子が1個以上である請求項1~6のいずれかに記載の多層基板。
  8. 半導体基板に形成された貫通電極同士を対向させて接合する、請求項1又は2記載の多層基板の製造方法であって、貫通電極が対向する部分の多層基板の平面視における位置に対応して少なくとも導電粒子が絶縁接着剤層に配置された異方導電性フィルムを、貫通電極を有する半導体基板同士の間に挟み、該異方導電性フィルムを加熱加圧することによりこれら半導体基板を異方導電性接続する多層基板の製造方法。
  9. 貫通電極を有する第1半導体基板と、貫通電極を有する第2半導体基板を、それらの貫通電極同士を対向させて接合する多層基板の製造方法であって、第1半導体基板と第2半導体基板との間に、貫通電極の配置に対応して少なくとも導電粒子が絶縁接着剤層に配置された異方導電性フィルムを挟み、該異方導電性フィルムを加熱加圧することにより第1半導体基板と第2半導体基板を異方導電性接続する請求項8記載の多層基板の製造方法。
  10. 貫通電極を有する第3半導体基板を第2半導体基板に積層し、第1半導体基板の貫通電極と異方導電性接続した第2半導体基板の貫通電極と、第3半導体基板の貫通電極との間に、貫通電極の配置に対応して少なくとも導電粒子が絶縁接着剤層に配置された異方導電性フィルムを挟み、該異方導電性フィルムを加熱加圧することにより第2半導体基板と第3半導体基板を異方導電性接続する請求項8又は9記載の多層基板の製造方法。
  11. 上記対向する貫通電極に捕捉されている導電粒子が1個以上である請求項8~10のいずれかに記載の多層基板の製造方法。
  12. 絶縁接着剤層と、該絶縁接着剤層に配置された導電粒子を含む異方導電性フィルムであって、
    3個以上の導電粒子が近接している導電粒子ユニットが形成されており、
    該導電粒子ユニットの径もしくは最長辺の長さの、電極の径もしくは最長辺の長さに対する割合が0.7倍以上2倍以下である異方導電性フィルム。
  13. 絶縁接着剤層と、該絶縁接着剤層に配置された導電粒子を含む異方導電性フィルムであって、
    3個以上の導電粒子が近接している導電粒子ユニットが形成されており、
    該導電粒子ユニットにおいて、任意の導電粒子と、該導電粒子に最近接している導電粒子との距離が導電粒子径の0.2倍以上0.5倍未満である異方導電性フィルム。
  14. 該導電粒子ユニットを構成する導電粒子数は30個以下である請求項12又は3記載の異方導電性フィルム。
  15. 対向する貫通電極に対応していない導電粒子の数が導電粒子の総数の5%以下である請求項12又は3記載の異方導電性フィルム。
  16. 導電粒子ユニットが、異方導電性フィルムで接続する貫通電極の配置に対応して配置されている請求項12又は3記載の異方導電性フィルム。
  17. 導電粒子が、金属被覆樹脂粒子又は金属粒子である請求項12又は3記載の異方導電性フィルム。
JP2020161099A 2015-01-13 2020-09-25 多層基板 Active JP7207382B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015004595 2015-01-13
JP2015004595 2015-01-13

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2016004538A Division JP2016131245A (ja) 2015-01-13 2016-01-13 多層基板

Publications (2)

Publication Number Publication Date
JP2020202409A JP2020202409A (ja) 2020-12-17
JP7207382B2 true JP7207382B2 (ja) 2023-01-18

Family

ID=56405859

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2016004538A Pending JP2016131245A (ja) 2015-01-13 2016-01-13 多層基板
JP2020161099A Active JP7207382B2 (ja) 2015-01-13 2020-09-25 多層基板

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2016004538A Pending JP2016131245A (ja) 2015-01-13 2016-01-13 多層基板

Country Status (6)

Country Link
US (1) US10199358B2 (ja)
JP (2) JP2016131245A (ja)
KR (1) KR101974763B1 (ja)
CN (2) CN113690209A (ja)
TW (2) TWI786440B (ja)
WO (1) WO2016114318A1 (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7042037B2 (ja) * 2017-04-24 2022-03-25 デクセリアルズ株式会社 検査冶具の製造方法
WO2019078291A1 (ja) * 2017-10-20 2019-04-25 ソニーセミコンダクタソリューションズ株式会社 撮像装置
JP7160302B2 (ja) * 2018-01-31 2022-10-25 三国電子有限会社 接続構造体および接続構造体の作製方法
JP7046351B2 (ja) 2018-01-31 2022-04-04 三国電子有限会社 接続構造体の作製方法
JP7185252B2 (ja) 2018-01-31 2022-12-07 三国電子有限会社 接続構造体の作製方法
JP7125547B2 (ja) * 2018-12-29 2022-08-24 深南電路股▲ふん▼有限公司 多様に組み立て可能なプリント基板及びその製造方法
KR20220112922A (ko) * 2021-02-05 2022-08-12 엘지이노텍 주식회사 회로기판 및 이를 포함하는 패키지 기판

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245311A (ja) 2005-03-03 2006-09-14 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
WO2014034741A1 (ja) 2012-08-29 2014-03-06 デクセリアルズ株式会社 異方性導電フィルム及びその製造方法
US20140335656A1 (en) 2011-12-14 2014-11-13 SK Hynix Inc. Semiconductor stack packages and methods of fabricating the same

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6234773A (ja) 1985-08-02 1987-02-14 Honda Motor Co Ltd 研削盤における砥石ストツク装置
JPH0334064Y2 (ja) * 1985-08-21 1991-07-18
US5502889A (en) * 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
JPH0362411A (ja) * 1989-07-31 1991-03-18 Canon Inc 異方性導電フィルムの製造方法
JP2748713B2 (ja) * 1991-03-29 1998-05-13 日立化成工業株式会社 接続部材
JPH08330736A (ja) 1995-06-01 1996-12-13 Toray Ind Inc 多層基板およびその製造方法
JPH1056099A (ja) * 1996-08-12 1998-02-24 Shinko Electric Ind Co Ltd 多層回路基板およびその製造方法
JP2001237365A (ja) 2000-02-23 2001-08-31 Seiko Epson Corp 接続用端子の接合方法、半導体装置の製造方法および半導体装置
JP2002110897A (ja) * 2000-09-28 2002-04-12 Toshiba Corp 半導体装置およびその製造方法
WO2003003798A1 (en) 2001-06-29 2003-01-09 Toray Engineering Co., Ltd. Joining method using anisotropic conductive adhesive
JP3740469B2 (ja) * 2003-01-31 2006-02-01 株式会社東芝 半導体装置および半導体装置の製造方法
JP4340517B2 (ja) 2003-10-30 2009-10-07 Okiセミコンダクタ株式会社 半導体装置及びその製造方法
JP4351939B2 (ja) * 2004-03-25 2009-10-28 ソニーケミカル&インフォメーションデバイス株式会社 多層配線基板及びその製造方法
JP2006310082A (ja) 2005-04-28 2006-11-09 Tokai Rubber Ind Ltd 異方性導電膜およびその製造方法
JP5123664B2 (ja) * 2005-09-28 2013-01-23 スパンション エルエルシー 半導体装置およびその製造方法
JP4827851B2 (ja) * 2005-11-22 2011-11-30 ソニー株式会社 半導体装置および半導体装置の製造方法
KR100777255B1 (ko) 2006-04-18 2007-11-20 중앙대학교 산학협력단 이방성 도전 필름 및 이를 이용한 전자부품의 실장방법
JP2006339160A (ja) 2006-06-02 2006-12-14 Hitachi Chem Co Ltd 熱硬化性回路接続部材及びそれを用いた電極の接続構造、電極の接続方法
US8834170B2 (en) * 2006-11-06 2014-09-16 University Of Florida Research Foundation, Inc. Devices and methods for utilizing mechanical surgical devices in a virtual environment
KR20090011568A (ko) * 2007-07-26 2009-02-02 주식회사 하이닉스반도체 반도체 패키지 및 그의 제조 방법
JP5291917B2 (ja) * 2007-11-09 2013-09-18 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US8338940B2 (en) * 2008-03-28 2012-12-25 Nec Corporation Semiconductor device
US8334170B2 (en) * 2008-06-27 2012-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method for stacking devices
US8097953B2 (en) * 2008-10-28 2012-01-17 Taiwan Semiconductor Manufacturing Company, Ltd. Three-dimensional integrated circuit stacking-joint interface structure
US8674482B2 (en) * 2008-11-18 2014-03-18 Hong Kong Applied Science And Technology Research Institute Co. Ltd. Semiconductor chip with through-silicon-via and sidewall pad
JP4730426B2 (ja) * 2008-11-19 2011-07-20 ソニー株式会社 実装基板及び半導体モジュール
KR20100079183A (ko) * 2008-12-30 2010-07-08 주식회사 동부하이텍 반도체 패키지 장치와 그 제조 방법
US8647923B2 (en) * 2009-04-06 2014-02-11 Canon Kabushiki Kaisha Method of manufacturing semiconductor device
JP2010251547A (ja) * 2009-04-16 2010-11-04 Elpida Memory Inc 半導体装置及びその製造方法
JP2010272737A (ja) 2009-05-22 2010-12-02 Elpida Memory Inc 半導体装置の製造方法
JP4825286B2 (ja) * 2009-08-07 2011-11-30 ナミックス株式会社 多層配線板の製造方法
JP5595708B2 (ja) * 2009-10-09 2014-09-24 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及びその調整方法並びにデータ処理システム
JP5271886B2 (ja) * 2009-12-08 2013-08-21 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US8232137B2 (en) * 2009-12-10 2012-07-31 Intersil Americas Inc. Heat conduction for chip stacks and 3-D circuits
US8048721B2 (en) * 2010-03-18 2011-11-01 Powertech Technology Inc. Method for filling multi-layer chip-stacked gaps
JP2011222553A (ja) * 2010-04-02 2011-11-04 Denso Corp 半導体チップ内蔵配線基板及びその製造方法
JP2011243725A (ja) * 2010-05-18 2011-12-01 Elpida Memory Inc 半導体装置の製造方法
US9030024B2 (en) * 2010-06-17 2015-05-12 Conversant Intellectual Property Management Inc. Semiconductor device with through-silicon vias
US8445918B2 (en) * 2010-08-13 2013-05-21 International Business Machines Corporation Thermal enhancement for multi-layer semiconductor stacks
KR20120032254A (ko) * 2010-09-28 2012-04-05 삼성전자주식회사 반도체 적층 패키지 및 이의 제조 방법
CN103098191B (zh) * 2010-12-01 2015-08-19 松下电器产业株式会社 电子元器件安装体、电子元器件及基板
JP5167335B2 (ja) * 2010-12-22 2013-03-21 株式会社日立製作所 半導体装置
KR101817156B1 (ko) * 2010-12-28 2018-01-10 삼성전자 주식회사 관통 전극을 갖는 적층 구조의 반도체 장치, 반도체 메모리 장치, 반도체 메모리 시스템 및 그 동작방법
JP5932267B2 (ja) * 2011-08-31 2016-06-08 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. 半導体装置及びその製造方法
JP5780228B2 (ja) * 2011-11-11 2015-09-16 住友ベークライト株式会社 半導体装置の製造方法
JP2013183120A (ja) * 2012-03-05 2013-09-12 Elpida Memory Inc 半導体装置
JP6058336B2 (ja) * 2012-09-28 2017-01-11 ルネサスエレクトロニクス株式会社 半導体装置
KR20140099604A (ko) * 2013-02-04 2014-08-13 삼성전자주식회사 적층 패키지 및 적층 패키지의 제조 방법
KR20150005113A (ko) * 2013-07-04 2015-01-14 에스케이하이닉스 주식회사 광학 신호 경로를 포함하는 반도체 패키지
KR102084540B1 (ko) * 2013-10-16 2020-03-04 삼성전자주식회사 반도체 패키지 및 그 제조방법
JP2015177062A (ja) * 2014-03-14 2015-10-05 株式会社東芝 半導体装置の製造方法および半導体装置
US9349670B2 (en) * 2014-08-04 2016-05-24 Micron Technology, Inc. Semiconductor die assemblies with heat sink and associated systems and methods

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245311A (ja) 2005-03-03 2006-09-14 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
US20140335656A1 (en) 2011-12-14 2014-11-13 SK Hynix Inc. Semiconductor stack packages and methods of fabricating the same
WO2014034741A1 (ja) 2012-08-29 2014-03-06 デクセリアルズ株式会社 異方性導電フィルム及びその製造方法

Also Published As

Publication number Publication date
KR20170093171A (ko) 2017-08-14
TWI709221B (zh) 2020-11-01
WO2016114318A1 (ja) 2016-07-21
TW202107672A (zh) 2021-02-16
US20180026012A1 (en) 2018-01-25
CN107112314A (zh) 2017-08-29
TW202312423A (zh) 2023-03-16
US10199358B2 (en) 2019-02-05
TWI786440B (zh) 2022-12-11
CN113690209A (zh) 2021-11-23
KR101974763B1 (ko) 2019-05-02
JP2020202409A (ja) 2020-12-17
TW201639115A (zh) 2016-11-01
CN107112314B (zh) 2021-07-27
JP2016131245A (ja) 2016-07-21

Similar Documents

Publication Publication Date Title
JP7207382B2 (ja) 多層基板
JP6504307B1 (ja) 異方導電性フィルム
JP7207383B2 (ja) 多層基板
CN104701269B (zh) 叠层封装件结构中的翘曲控制
US20170162550A1 (en) Interconnect Structures For Assembly Of Semiconductor Structures Including At Least One Integrated Circuit Structure
JP6661969B2 (ja) 異方性導電フィルム及び接続構造体
JP6750228B2 (ja) バンプ形成用フィルム、半導体装置及びその製造方法、並びに接続構造体
KR20170113039A (ko) 전자 부품, 접속체, 전자 부품의 설계 방법
WO2017061539A1 (ja) 異方性導電フィルム及び接続構造体
TW202307876A (zh) 異向性導電膜、其製造方法及連接構造體
KR20170113038A (ko) 전자 부품, 이방성 접속 구조체, 전자 부품의 설계 방법
TWI838943B (zh) 各向異性導電膜、連接構造體、以及連接構造體的製造方法
WO2023153313A1 (ja) 導電フィルムの設計方法
WO2020121787A1 (ja) 異方性導電フィルム、接続構造体、接続構造体の製造方法
JP2008205071A (ja) 電子部品内蔵基板とこれを用いた電子機器、およびその製造方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20201022

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210818

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210907

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20211105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220106

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220607

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20220805

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20221206

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20221219

R150 Certificate of patent or registration of utility model

Ref document number: 7207382

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150