JP4974474B2 - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP4974474B2
JP4974474B2 JP2005125243A JP2005125243A JP4974474B2 JP 4974474 B2 JP4974474 B2 JP 4974474B2 JP 2005125243 A JP2005125243 A JP 2005125243A JP 2005125243 A JP2005125243 A JP 2005125243A JP 4974474 B2 JP4974474 B2 JP 4974474B2
Authority
JP
Japan
Prior art keywords
region
semiconductor device
impurity
layer
predetermined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005125243A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006041476A (ja
JP2006041476A5 (enExample
Inventor
哲也 新田
孝行 五十嵐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2005125243A priority Critical patent/JP4974474B2/ja
Priority to US11/152,790 priority patent/US20050282375A1/en
Publication of JP2006041476A publication Critical patent/JP2006041476A/ja
Publication of JP2006041476A5 publication Critical patent/JP2006041476A5/ja
Priority to US12/401,889 priority patent/US8030730B2/en
Priority to US13/095,352 priority patent/US20110198726A1/en
Application granted granted Critical
Publication of JP4974474B2 publication Critical patent/JP4974474B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/761PN junctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76281Lateral isolation by selective oxidation of silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76283Lateral isolation by refilling of trenches with dielectric material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/311Thin-film BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/601Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65Lateral DMOS [LDMOS] FETs
    • H10D30/657Lateral DMOS [LDMOS] FETs having substrates comprising insulating layers, e.g. SOI-LDMOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/681Floating-gate IGFETs having only two programming levels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • H10D62/152Source regions of DMOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393Body regions of DMOS transistors or IGBTs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/411PN diodes having planar bodies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs
    • H10D64/511Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/514Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
    • H10D64/516Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Thin Film Transistor (AREA)
  • Bipolar Transistors (AREA)
JP2005125243A 2004-06-22 2005-04-22 半導体装置およびその製造方法 Expired - Fee Related JP4974474B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2005125243A JP4974474B2 (ja) 2004-06-22 2005-04-22 半導体装置およびその製造方法
US11/152,790 US20050282375A1 (en) 2004-06-22 2005-06-15 Semiconductor device and manufacturing method thereof
US12/401,889 US8030730B2 (en) 2004-06-22 2009-03-11 Semiconductor device and manufacturing method thereof
US13/095,352 US20110198726A1 (en) 2004-06-22 2011-04-27 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004183365 2004-06-22
JP2004183365 2004-06-22
JP2005125243A JP4974474B2 (ja) 2004-06-22 2005-04-22 半導体装置およびその製造方法

Publications (3)

Publication Number Publication Date
JP2006041476A JP2006041476A (ja) 2006-02-09
JP2006041476A5 JP2006041476A5 (enExample) 2008-05-29
JP4974474B2 true JP4974474B2 (ja) 2012-07-11

Family

ID=35481166

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005125243A Expired - Fee Related JP4974474B2 (ja) 2004-06-22 2005-04-22 半導体装置およびその製造方法

Country Status (2)

Country Link
US (3) US20050282375A1 (enExample)
JP (1) JP4974474B2 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4610982B2 (ja) * 2003-11-11 2011-01-12 シャープ株式会社 半導体装置の製造方法
JP4974474B2 (ja) * 2004-06-22 2012-07-11 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP3875245B2 (ja) * 2004-07-26 2007-01-31 株式会社東芝 半導体装置
EP1863081A3 (en) * 2006-03-10 2008-03-05 Hitachi, Ltd. Dielectric material separated-type, high breakdown voltage semiconductor circuit device, and production method thereof
EP1873821B1 (en) * 2006-06-27 2015-11-11 STMicroelectronics Srl SOI device with contact trenches formed during epitaxial growing
US20080217727A1 (en) * 2007-03-11 2008-09-11 Skyworks Solutions, Inc. Radio frequency isolation for SOI transistors
JP5410012B2 (ja) * 2007-09-28 2014-02-05 ローム株式会社 半導体装置
US7999320B2 (en) * 2008-12-23 2011-08-16 International Business Machines Corporation SOI radio frequency switch with enhanced signal fidelity and electrical isolation
US20110198689A1 (en) * 2010-02-17 2011-08-18 Suku Kim Semiconductor devices containing trench mosfets with superjunctions
CN102376776B (zh) * 2010-08-26 2014-05-21 上海华虹宏力半导体制造有限公司 BiCMOS工艺中的寄生PIN二极管及制造方法
JP5636827B2 (ja) * 2010-08-31 2014-12-10 株式会社デンソー 半導体装置
US8399957B2 (en) * 2011-04-08 2013-03-19 International Business Machines Corporation Dual-depth self-aligned isolation structure for a back gate electrode
JP5739767B2 (ja) * 2011-08-23 2015-06-24 株式会社東芝 誘電体分離基板および半導体装置
US9040384B2 (en) * 2012-10-19 2015-05-26 Freescale Semiconductor, Inc. High voltage diode
JP6132539B2 (ja) * 2012-12-13 2017-05-24 ルネサスエレクトロニクス株式会社 半導体装置
JP6355481B2 (ja) * 2014-08-25 2018-07-11 ルネサスエレクトロニクス株式会社 半導体装置
JP6137208B2 (ja) * 2015-01-26 2017-05-31 トヨタ自動車株式会社 半導体装置
ITUA20161531A1 (it) * 2016-03-10 2017-09-10 St Microelectronics Srl Diodo con ridotto tempo di recupero per applicazioni soggette al fenomeno del ricircolo della corrente e/o a rapide variazioni di tensione
IT201600088211A1 (it) 2016-08-30 2018-03-02 St Microelectronics Srl Dispositivo elettronico a giunzione con ridotto tempo di recupero per applicazioni soggette al fenomeno del ricircolo della corrente e relativo metodo di fabbricazione
JP7193053B2 (ja) * 2018-07-18 2022-12-20 株式会社東海理化電機製作所 半導体装置及びその製造方法
JP2020191412A (ja) * 2019-05-23 2020-11-26 株式会社東海理化電機製作所 半導体装置及び半導体装置の製造方法
JP2020191413A (ja) * 2019-05-23 2020-11-26 株式会社東海理化電機製作所 半導体装置
JP7368121B2 (ja) * 2019-06-20 2023-10-24 ローム株式会社 半導体装置および半導体装置の製造方法

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53127282A (en) * 1977-04-13 1978-11-07 Shindengen Electric Mfg Semiconductor
US5241210A (en) 1987-02-26 1993-08-31 Kabushiki Kaisha Toshiba High breakdown voltage semiconductor device
US5343067A (en) 1987-02-26 1994-08-30 Kabushiki Kaisha Toshiba High breakdown voltage semiconductor device
JP2878689B2 (ja) * 1988-07-04 1999-04-05 株式会社東芝 高耐圧半導体素子
JPH04123456A (ja) * 1990-09-14 1992-04-23 Hitachi Ltd 半導体装置及びその製造方法
JP3293871B2 (ja) * 1991-01-31 2002-06-17 株式会社東芝 高耐圧半導体素子
JPH0629375A (ja) * 1992-07-10 1994-02-04 Fujitsu Ltd 半導体装置およびその製造方法
EP0597266A2 (de) * 1992-11-10 1994-05-18 Siemens Aktiengesellschaft Verfahren zur Herstellung einer Isolationsstruktur in einem Substrat
US5943578A (en) * 1993-02-05 1999-08-24 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device having an element isolating region
DE4335298C1 (de) 1993-10-15 1995-03-23 Siemens Ag Schaltungsstruktur mit mindestens einem bipolaren Leistungsbauelement und Verfahren zu deren Betrieb
US5646063A (en) * 1996-03-28 1997-07-08 Advanced Micro Devices, Inc. Hybrid of local oxidation of silicon isolation and trench isolation for a semiconductor device
JPH11251564A (ja) * 1998-02-27 1999-09-17 Unisia Jecs Corp 半導体装置
US6355537B1 (en) * 1999-02-23 2002-03-12 Silicon Wave, Inc. Method of providing radio frequency isolation of device mesas using guard ring regions within an integrated circuit device
JP2001044437A (ja) 1999-07-27 2001-02-16 Matsushita Electronics Industry Corp Mosトランジスタ及びその製造方法
US6242763B1 (en) * 1999-09-14 2001-06-05 United Microelectronics Corp. Low triggering voltage SOI silicon-control-rectifier (SCR) structure
JP4765157B2 (ja) * 1999-11-17 2011-09-07 株式会社デンソー 半導体基板の製造方法
TW445575B (en) * 2000-05-20 2001-07-11 Nanya Technology Corp Dynamic random access memory with guard ring and its manufacture method
JP2001345377A (ja) * 2000-06-01 2001-12-14 Unisia Jecs Corp 半導体装置
US6429502B1 (en) * 2000-08-22 2002-08-06 Silicon Wave, Inc. Multi-chambered trench isolated guard ring region for providing RF isolation
US20050090047A1 (en) * 2000-12-20 2005-04-28 Actel Corporation, A California Corporation. Method of making a MOS transistor having improved total radiation-induced leakage current
US20050090073A1 (en) * 2000-12-20 2005-04-28 Actel Corporation, A California Corporation MOS transistor having improved total radiation-induced leakage current
TW483176B (en) * 2001-05-31 2002-04-11 United Microelectronics Corp Method for decreasing leakage current of photodiode
JP2003017704A (ja) * 2001-06-29 2003-01-17 Denso Corp 半導体装置
KR100414735B1 (ko) 2001-12-10 2004-01-13 주식회사 하이닉스반도체 반도체소자 및 그 형성 방법
JP2003179131A (ja) * 2001-12-11 2003-06-27 Matsushita Electric Ind Co Ltd 半導体装置
JP4139105B2 (ja) * 2001-12-20 2008-08-27 株式会社ルネサステクノロジ 半導体装置の製造方法
US6518146B1 (en) * 2002-01-09 2003-02-11 Motorola, Inc. Semiconductor device structure and method for forming
US6642088B1 (en) * 2002-04-10 2003-11-04 Taiwan Semiconductor Manufacturing Company Silicon-controlled rectifier structures on silicon-on insulator with shallow trench isolation
JP2004031505A (ja) * 2002-06-24 2004-01-29 Denso Corp バイポーラトランジスタの製造方法
US7041572B2 (en) * 2002-10-25 2006-05-09 Vanguard International Semiconductor Corporation Fabrication method for a deep trench isolation structure of a high-voltage device
JP2004228466A (ja) * 2003-01-27 2004-08-12 Renesas Technology Corp 集積半導体装置およびその製造方法
US6949445B2 (en) 2003-03-12 2005-09-27 Micron Technology, Inc. Method of forming angled implant for trench isolation
US7851860B2 (en) 2004-03-26 2010-12-14 Honeywell International Inc. Techniques to reduce substrate cross talk on mixed signal and RF circuit design
JP4974474B2 (ja) * 2004-06-22 2012-07-11 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Also Published As

Publication number Publication date
US8030730B2 (en) 2011-10-04
US20090200610A1 (en) 2009-08-13
US20110198726A1 (en) 2011-08-18
US20050282375A1 (en) 2005-12-22
JP2006041476A (ja) 2006-02-09

Similar Documents

Publication Publication Date Title
JP4974474B2 (ja) 半導体装置およびその製造方法
TWI688095B (zh) 包括設置在基板中的包括閘極電極區的電晶體的半導體結構及其形成方法
JP5151012B2 (ja) 半導体装置の製造方法
JP2001168337A (ja) Soi半導体集積回路及びその製造方法
JP3293871B2 (ja) 高耐圧半導体素子
KR100780967B1 (ko) 고전압용 쇼트키 다이오드 구조체
US6815794B2 (en) Semiconductor devices with multiple isolation structure and methods for fabricating the same
JP2014203851A (ja) 半導体装置及びその製造方法
JP5331497B2 (ja) 半導体装置およびその製造方法
JP4166010B2 (ja) 横型高耐圧mosfet及びこれを備えた半導体装置
US10615079B2 (en) Semiconductor device and method for manufacturing the same
JP4725040B2 (ja) Soiトレンチ横型igbt
CN105895669A (zh) 半导体器件
JP3354127B2 (ja) 高電圧素子及びその製造方法
JP4232645B2 (ja) トレンチ横型半導体装置およびその製造方法
JP5087816B2 (ja) 半導体装置およびその製造方法
US8304316B2 (en) Semiconductor device and method of forming a semiconductor device
JP2000068372A (ja) 半導体デバイス及びその製造方法
JP4617688B2 (ja) トレンチ横型半導体装置およびその製造方法
JP2000252471A (ja) 電界効果型トランジスタ及びその製造方法
KR20080068658A (ko) Soi 트렌치 횡형 igbt
JP4150704B2 (ja) 横型短チャネルdmos
JP5092202B2 (ja) 半導体装置
JP2008517456A (ja) 高電圧印加用mosfetおよびその製造方法
JP7198236B2 (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080416

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080416

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100526

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110427

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110510

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110708

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120306

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120403

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120410

R150 Certificate of patent or registration of utility model

Ref document number: 4974474

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150420

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees