JP2013080948A - 二重層フローティングゲートを備えているepromセル - Google Patents
二重層フローティングゲートを備えているepromセル Download PDFInfo
- Publication number
- JP2013080948A JP2013080948A JP2012273182A JP2012273182A JP2013080948A JP 2013080948 A JP2013080948 A JP 2013080948A JP 2012273182 A JP2012273182 A JP 2012273182A JP 2012273182 A JP2012273182 A JP 2012273182A JP 2013080948 A JP2013080948 A JP 2013080948A
- Authority
- JP
- Japan
- Prior art keywords
- eprom
- layer
- metal layer
- cell
- floating gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000007667 floating Methods 0.000 title claims abstract description 46
- 239000002184 metal Substances 0.000 claims abstract description 60
- 239000004065 semiconductor Substances 0.000 claims abstract description 19
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 16
- 229920005591 polysilicon Polymers 0.000 claims abstract description 16
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 230000015556 catabolic process Effects 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- 239000003989 dielectric material Substances 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 2
- 230000001186 cumulative effect Effects 0.000 claims description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 2
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 2
- 235000012239 silicon dioxide Nutrition 0.000 claims description 2
- 239000000377 silicon dioxide Substances 0.000 claims description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 2
- 239000003990 capacitor Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 239000002784 hot electron Substances 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003908 quality control method Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
- H01L29/7885—Hot carrier injection from the channel
Abstract
【解決手段】EPROMセル70は、ソース領域及びドレイン領域を有する半導体基板52と、第1の金属層60と電気的に相互接続されている半導体ポリシリコン層56を含むフローティングゲート72と、第2の金属層64を含むコントロールゲートとを備えている。フローティングゲート72は、ソース領域及びドレイン領域に隣接して配置され、第1の誘電体層54によって半導体基板52から分離され、コントロールゲートの第2の金属層64は、第1の金属層60との間にある第2の誘電体層62を介して、第1の金属層60と容量結合されている。
【選択図】図4
Description
Claims (8)
- EPROMセルであって、
第1の金属層を含むコントロールゲートと、
前記第1の金属層に容量結合されている第2の金属層と、
前記第2の金属層と電気的に相互結合されている半導体ポリシリコン層と、この半導体ポリシリコン層と前記第2の金属層がフローティングゲートを含み、
ソース領域及びドレイン領域を有するドープされた半導体基板と、
前記フローティングゲートに関連付けられた電荷が前記ソース領域と前記ドレイン領域の間の電流のレベルに影響を与えるように、前記半導体基板と前記半導体ポリシリコン層の間に配置されている第1の誘電体層と、
前記半導体ポリシリコン層と前記第2の金属層の間に配置されている第3の誘電体層と、前記第2の金属層が該第3の誘電体層内に形成されている間隙を介して前記半導体ポリシリコン層と接触していることを含むEPROMセル。 - 前記第1の金属層と前記第2の金属層との間に配置されている第2の誘電体層をさらに含み、その第2の誘電体層が約6から約7の範囲の誘電率を有し、前記第1の金属層と前記第2の金属層が約1.5×10−16F/μm2の静電容量を有する蓄電器を形成する請求項1に記載のEPROMセル。
- 前記第1の誘電体層が二酸化シリコンを含み、前記第2の誘電体層が炭化シリコン/窒化シリコンを含む請求項2記載のEPROMセル。
- 使用時、前記セルのフローティングゲートの電圧が5ボルトから12ボルトの範囲内にあり、前記セルのしきい値電圧が3ボルトから7ボルトの範囲内にあり、前記セルが25ミリアンペアのプログラミング電流に適合するように構成されている請求項1から3のいずれか1項に記載のEPROMセル。
- 前記セルが逐次的に帯電されて累積的な値を格納するように、前記フローティングゲートに適用されるプログラミング電荷が累積する請求項1から4のいずれか1項に記載のEPROMセル。
- EPROMアレイであって、
複数の行及び列に配列されている複数のEPROMセルを含み、各EPROMセルが、
ソース領域及びドレイン領域を有する半導体基板と、
第1の誘電体層により前記半導体基板から分離されているフローティングゲートと、このフローティングゲートが第1の金属層と電気的に相互接続している半導体ポリシリコン層を含み、
第2の金属層を含み、前記第1の金属層と前記第2の金属層の間に配置されている第2の誘電体材料を介して前記第1の金属層に容量結合されているコントロールゲートと、
前記ドレイン領域と前記EPROMセルに対する入力電圧源との間に直列に配置され、前記EPROMに関するブレークダウン電流を制限するように構成されているレジスタとを含むEPROMアレイ。 - 各行に関連付けられた行コントロールトランジスタと、
各列に関連付けられた列コントロールトランジスタとをさらに含む請求項6に記載のEPROMアレイ。 - 前記レジスタが100オームの抵抗を有する請求項6又は7に記載のEPROMアレイ。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/263,337 | 2005-10-31 | ||
US11/263,337 US7345915B2 (en) | 2005-10-31 | 2005-10-31 | Modified-layer EPROM cell |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008538872A Division JP2009514245A (ja) | 2005-10-31 | 2006-07-27 | 二重層フローティングゲートを備えているepromセル |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013080948A true JP2013080948A (ja) | 2013-05-02 |
JP5697651B2 JP5697651B2 (ja) | 2015-04-08 |
Family
ID=37996076
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008538872A Pending JP2009514245A (ja) | 2005-10-31 | 2006-07-27 | 二重層フローティングゲートを備えているepromセル |
JP2012273182A Active JP5697651B2 (ja) | 2005-10-31 | 2012-12-14 | 二重層フローティングゲートを備えているepromセル |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008538872A Pending JP2009514245A (ja) | 2005-10-31 | 2006-07-27 | 二重層フローティングゲートを備えているepromセル |
Country Status (7)
Country | Link |
---|---|
US (2) | US7345915B2 (ja) |
EP (2) | EP3787035A1 (ja) |
JP (2) | JP2009514245A (ja) |
KR (1) | KR101253800B1 (ja) |
CN (1) | CN101346801B (ja) |
BR (1) | BRPI0619718A2 (ja) |
WO (1) | WO2007053219A1 (ja) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
US9707752B2 (en) * | 2007-11-14 | 2017-07-18 | Hewlett-Packard Development Company, L.P. | Inkjet print head with shared data lines |
US9378443B2 (en) | 2009-05-14 | 2016-06-28 | Ascensia Diabetes Care Holding Ag | Calibration coded sensors and apparatus, systems and methods for reading same |
US9632055B2 (en) * | 2010-11-12 | 2017-04-25 | Ascensia Diabetes Care Holdings Ag | Auto-coded analyte sensors and apparatus, systems, and methods for detecting same |
US9592664B2 (en) | 2011-09-27 | 2017-03-14 | Hewlett-Packard Development Company, L.P. | Circuit that selects EPROMs individually and in parallel |
WO2013165375A1 (en) * | 2012-04-30 | 2013-11-07 | Hewlett-Packard Development Company, L.P. | Device including active floating gate region area that is smaller than channel area |
US8864260B1 (en) * | 2013-04-25 | 2014-10-21 | Hewlett-Packard Development Company, L.P. | EPROM structure using thermal ink jet fire lines on a printhead |
US9047960B2 (en) * | 2013-08-02 | 2015-06-02 | Qualcomm Incorporated | Flash memory cell with capacitive coupling between a metal floating gate and a metal control gate |
US9919517B2 (en) | 2014-01-17 | 2018-03-20 | Hewlett-Packard Development Company, L.P. | Addressing an EPROM on a printhead |
WO2015137960A1 (en) * | 2014-03-14 | 2015-09-17 | Hewlett-Packard Development Company, L.P. | Eprom cell with modified floating gate |
US9776397B2 (en) | 2014-04-17 | 2017-10-03 | Hewlett-Packard Development Company, L.P. | Addressing an EPROM on a printhead |
EP3138121B1 (en) * | 2014-04-30 | 2022-02-23 | Hewlett-Packard Development Company, L.P. | Integrated circuits |
US9472288B2 (en) | 2014-10-29 | 2016-10-18 | Hewlett-Packard Development Company, L.P. | Mitigating parasitic current while programming a floating gate memory array |
WO2016122507A1 (en) * | 2015-01-29 | 2016-08-04 | Hewlett-Packard Development Company, L.P. | Dischargeable electrical programmable read only memory (eprom) cell |
US10224335B2 (en) | 2015-01-29 | 2019-03-05 | Hewlett-Packard Development Company, L.P. | Integrated circuits |
BR112019015593A2 (pt) | 2017-07-06 | 2020-03-17 | Hewlett-Packard Development Company, L.P. | Seletores para bocais e elementos de memória |
CN108215513B (zh) * | 2018-02-05 | 2019-06-21 | 杭州旗捷科技有限公司 | 可变阈值的反馈电路、耗材芯片、耗材 |
CN108831885B (zh) * | 2018-06-29 | 2022-08-16 | 上海华虹宏力半导体制造有限公司 | 改善pmos otp性能的方法 |
US10861550B1 (en) * | 2019-06-06 | 2020-12-08 | Microchip Technology Incorporated | Flash memory cell adapted for low voltage and/or non-volatile performance |
US11610999B2 (en) * | 2020-06-10 | 2023-03-21 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Floating-gate devices in high voltage applications |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08204160A (ja) * | 1995-01-27 | 1996-08-09 | Sanyo Electric Co Ltd | 不揮発性半導体メモリ装置 |
JPH11274327A (ja) * | 1998-03-23 | 1999-10-08 | Oki Electric Ind Co Ltd | 不揮発性記憶装置及び不揮発性記憶装置の製造方法 |
JP2002368139A (ja) * | 2001-06-05 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 不揮発性メモリ素子 |
US6528842B1 (en) * | 2001-12-31 | 2003-03-04 | Jet City Electronics, Inc. | Electronically erasable memory cell using CMOS technology |
DE10141962A1 (de) * | 2001-08-28 | 2003-03-20 | Koninkl Philips Electronics Nv | Nicht-flüchtiger Halbleiterspeicher |
US20040084712A1 (en) * | 2002-11-05 | 2004-05-06 | Taiwan Semiconductor Manufacturing Company | Scaled EEPROM cell by metal-insulator-metal (MIM) coupling |
Family Cites Families (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56142674A (en) * | 1980-04-09 | 1981-11-07 | Fujitsu Ltd | Semiconductor memory device |
EP0159601A3 (de) * | 1984-04-10 | 1987-08-19 | Hartwig Wolfgang Prof.Dr. Thim | Logik-Schaltungsanordnung mit dazu angepasst ausgebildeten Feldeffekt-Transistoren |
US4639893A (en) * | 1984-05-15 | 1987-01-27 | Wafer Scale Integration, Inc. | Self-aligned split gate EPROM |
JPH0785493B2 (ja) | 1985-06-29 | 1995-09-13 | ソニー株式会社 | 半導体装置 |
US5015885A (en) * | 1986-09-19 | 1991-05-14 | Actel Corporation | Reconfigurable programmable interconnect architecture |
US5115288A (en) * | 1990-06-28 | 1992-05-19 | National Semiconductor Corporation | Split-gate EPROM cell using polysilicon spacers |
US5032881A (en) | 1990-06-29 | 1991-07-16 | National Semiconductor Corporation | Asymmetric virtual ground EPROM cell and fabrication method |
US5057447A (en) * | 1990-07-09 | 1991-10-15 | Texas Instruments Incorporated | Silicide/metal floating gate process |
JP2915583B2 (ja) * | 1991-01-14 | 1999-07-05 | キヤノン株式会社 | 画像記録装置 |
JPH05129621A (ja) | 1991-10-31 | 1993-05-25 | Sony Corp | 不揮発性メモリ装置の製造方法 |
JPH0637284A (ja) * | 1992-01-07 | 1994-02-10 | Mega Chips:Kk | 半導体装置及びその製造方法 |
JPH0629495A (ja) * | 1992-01-07 | 1994-02-04 | Mega Chips:Kk | 半導体装置及び製造方法 |
US5371698A (en) * | 1992-05-13 | 1994-12-06 | Koehler; Dale R. | Random access optical memory |
JPH05335586A (ja) | 1992-05-27 | 1993-12-17 | Sony Corp | 不揮発性記憶素子の製造方法 |
US5275974A (en) * | 1992-07-30 | 1994-01-04 | Northern Telecom Limited | Method of forming electrodes for trench capacitors |
JP3109379B2 (ja) * | 1993-05-11 | 2000-11-13 | 日本鋼管株式会社 | 不揮発性メモリセル及びその閾値の調整方法、トランジスタの閾値の調整方法並びに不揮発性記憶装置及びその動作方法 |
US5931335A (en) | 1993-06-10 | 1999-08-03 | Cippitani; Luciano | Liquid propane gas tanks and, in particular to cylindrical tanks for vehicles |
JPH07302851A (ja) | 1994-05-02 | 1995-11-14 | Sony Corp | 不揮発性メモリの製造方法 |
KR100312801B1 (ko) * | 1994-05-04 | 2001-12-28 | 페레고스 조지, 마이크 로스 | 영역및범용신호경로를갖는프로그램가능논리소자 |
US5610635A (en) * | 1994-08-09 | 1997-03-11 | Encad, Inc. | Printer ink cartridge with memory storage capacity |
JP2663887B2 (ja) * | 1994-11-29 | 1997-10-15 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
US5625211A (en) * | 1995-01-12 | 1997-04-29 | Actel Corporation | Two-transistor electrically-alterable switch employing hot electron injection and fowler nordheim tunneling |
JP2782501B2 (ja) * | 1995-04-14 | 1998-08-06 | 株式会社 半導体エネルギー研究所 | 不揮発性半導体メモリ装置の作製方法 |
US5716874A (en) * | 1996-02-20 | 1998-02-10 | United Microelectronics Corporation | Method of fabricating EPROM memory by individually forming gate oxide and coupling insulator |
US6113208A (en) | 1996-05-22 | 2000-09-05 | Hewlett-Packard Company | Replaceable cartridge for a printer including resident memory with stored message triggering data |
US5773862A (en) * | 1996-08-27 | 1998-06-30 | Zycad Corporation | Floating gate FGPA cell with separated select device |
JPH1084053A (ja) | 1996-09-09 | 1998-03-31 | Matsushita Electron Corp | 半導体記憶装置の製造方法 |
JPH10200000A (ja) | 1997-01-14 | 1998-07-31 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
US5880991A (en) * | 1997-04-14 | 1999-03-09 | International Business Machines Corporation | Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure |
KR100218275B1 (ko) * | 1997-05-09 | 1999-09-01 | 윤종용 | 벌크형 1트랜지스터 구조의 강유전체 메모리소자 |
US5981335A (en) * | 1997-11-20 | 1999-11-09 | Vanguard International Semiconductor Corporation | Method of making stacked gate memory cell structure |
US6543183B1 (en) * | 1998-10-02 | 2003-04-08 | Mcnaughton, Incorporated | Flexible vase |
US6439697B1 (en) * | 1999-07-30 | 2002-08-27 | Hewlett-Packard Company | Dynamic memory based firing cell of thermal ink jet printhead |
US6255164B1 (en) * | 1999-08-03 | 2001-07-03 | Worldwide Semiconductor Manufacturing Corp. | EPROM cell structure and a method for forming the EPROM cell structure |
US7019866B1 (en) | 1999-08-30 | 2006-03-28 | Hewlett-Packard Development Company, L.P. | Common communication bus and protocol for multiple injet printheads in a printing system |
US6325483B1 (en) * | 2000-07-19 | 2001-12-04 | Hewlett-Packard Company | Techniques for increasing ink-jet pen identification information in an interconnect limited environment |
JP2002164447A (ja) * | 2000-11-28 | 2002-06-07 | Sharp Corp | 不揮発性半導体メモリの製造方法 |
US6616260B2 (en) * | 2001-05-25 | 2003-09-09 | Hewlett-Packard Development Company, L.P. | Robust bit scheme for a memory of a replaceable printer component |
US6778441B2 (en) * | 2001-08-30 | 2004-08-17 | Micron Technology, Inc. | Integrated circuit memory device and method |
TW535265B (en) * | 2002-04-29 | 2003-06-01 | Powerchip Semiconductor Corp | Structure and manufacturing method of CMOS process compatible single poly-silicon erasable and programmable ROM |
US6794908B2 (en) * | 2002-05-31 | 2004-09-21 | Honeywell International Inc. | Radiation-hard circuit |
US6882573B2 (en) * | 2002-08-13 | 2005-04-19 | General Semiconductor, Inc. | DMOS device with a programmable threshold voltage |
US6762093B2 (en) * | 2002-08-21 | 2004-07-13 | Micron Technology, Inc. | High coupling floating gate transistor |
US7249825B2 (en) * | 2003-05-09 | 2007-07-31 | Hewlett-Packard Development Company, L.P. | Fluid ejection device with data storage structure |
US7311385B2 (en) * | 2003-11-12 | 2007-12-25 | Lexmark International, Inc. | Micro-fluid ejecting device having embedded memory device |
JP2005285225A (ja) * | 2004-03-30 | 2005-10-13 | Seiko Instruments Inc | 不揮発性メモリ回路及び半導体装置 |
EP1733429A4 (en) * | 2004-04-09 | 2008-09-24 | Semiconductor Energy Lab | LIMITER AND SEMICONDUCTOR DEVICE USING THE SAME |
US7278703B2 (en) * | 2004-04-19 | 2007-10-09 | Hewlett-Packard Development Company, L.P. | Fluid ejection device with identification cells |
US7497536B2 (en) * | 2004-04-19 | 2009-03-03 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
US7488056B2 (en) * | 2004-04-19 | 2009-02-10 | Hewlett--Packard Development Company, L.P. | Fluid ejection device |
US7278715B2 (en) * | 2004-04-19 | 2007-10-09 | Hewlett-Packard Development Company, L.P. | Device with gates configured in loop structures |
US7436020B2 (en) * | 2004-06-30 | 2008-10-14 | Micron Technology, Inc. | Flash memory with metal-insulator-metal tunneling program and erase |
US7064030B2 (en) * | 2004-10-08 | 2006-06-20 | Freescale Semiconductor, Inc. | Method for forming a multi-bit non-volatile memory device |
-
2005
- 2005-10-31 US US11/263,337 patent/US7345915B2/en active Active
-
2006
- 2006-07-27 CN CN200680049088XA patent/CN101346801B/zh active Active
- 2006-07-27 BR BRPI0619718-3A patent/BRPI0619718A2/pt active IP Right Grant
- 2006-07-27 EP EP20202288.5A patent/EP3787035A1/en active Pending
- 2006-07-27 EP EP06788835A patent/EP1946357A1/en not_active Ceased
- 2006-07-27 WO PCT/US2006/029502 patent/WO2007053219A1/en active Application Filing
- 2006-07-27 KR KR1020087012916A patent/KR101253800B1/ko active IP Right Grant
- 2006-07-27 JP JP2008538872A patent/JP2009514245A/ja active Pending
-
2008
- 2008-01-15 US US12/008,851 patent/US9899539B2/en active Active
-
2012
- 2012-12-14 JP JP2012273182A patent/JP5697651B2/ja active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08204160A (ja) * | 1995-01-27 | 1996-08-09 | Sanyo Electric Co Ltd | 不揮発性半導体メモリ装置 |
JPH11274327A (ja) * | 1998-03-23 | 1999-10-08 | Oki Electric Ind Co Ltd | 不揮発性記憶装置及び不揮発性記憶装置の製造方法 |
JP2002368139A (ja) * | 2001-06-05 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 不揮発性メモリ素子 |
DE10141962A1 (de) * | 2001-08-28 | 2003-03-20 | Koninkl Philips Electronics Nv | Nicht-flüchtiger Halbleiterspeicher |
US6528842B1 (en) * | 2001-12-31 | 2003-03-04 | Jet City Electronics, Inc. | Electronically erasable memory cell using CMOS technology |
US20040084712A1 (en) * | 2002-11-05 | 2004-05-06 | Taiwan Semiconductor Manufacturing Company | Scaled EEPROM cell by metal-insulator-metal (MIM) coupling |
Also Published As
Publication number | Publication date |
---|---|
JP2009514245A (ja) | 2009-04-02 |
CN101346801B (zh) | 2011-12-14 |
US7345915B2 (en) | 2008-03-18 |
JP5697651B2 (ja) | 2015-04-08 |
KR20080066062A (ko) | 2008-07-15 |
US20070097745A1 (en) | 2007-05-03 |
BRPI0619718A2 (pt) | 2011-10-11 |
EP1946357A1 (en) | 2008-07-23 |
CN101346801A (zh) | 2009-01-14 |
US20080112225A1 (en) | 2008-05-15 |
US9899539B2 (en) | 2018-02-20 |
WO2007053219A1 (en) | 2007-05-10 |
KR101253800B1 (ko) | 2013-04-12 |
EP3787035A1 (en) | 2021-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5697651B2 (ja) | 二重層フローティングゲートを備えているepromセル | |
US7511986B2 (en) | Semiconductor memory device | |
US7006379B2 (en) | Semiconductor memory | |
JP4684297B2 (ja) | 不揮発性半導体記憶装置の書き込み方法 | |
JP4894757B2 (ja) | 抵抗記憶素子及び不揮発性半導体記憶装置 | |
US20080007993A1 (en) | Semiconductor memory device | |
JP5590842B2 (ja) | 半導体記憶装置および半導体記憶装置の制御方法 | |
KR20070087549A (ko) | 저항성 메모리 소자의 nor 및 nand 메모리 장치 | |
US9478307B2 (en) | Memory device, writing method, and reading method | |
CN113257850A (zh) | 电阻式存储器胞及其相关的阵列结构 | |
JP4504518B2 (ja) | フイールドプログラム可能ゲートアレイの不揮発性メモリセルを消去する方法 | |
JP2012174864A (ja) | 半導体装置およびその動作方法 | |
JP2007293969A (ja) | 不揮発性メモリセルおよびそれを用いた半導体装置および不揮発性メモリの形成方法 | |
JP2009518843A (ja) | メモリマトリクスを有する電子回路 | |
JP2013254539A (ja) | 半導体記憶装置 | |
JP7195921B2 (ja) | 記録素子基板、液体吐出ヘッド及び記録装置 | |
US7805687B2 (en) | One-time programmable (OTP) memory cell | |
US6990007B2 (en) | Semiconductor memory device | |
KR100667461B1 (ko) | 각 셀의 소스 영역마다 콘택이 형성되어 있는 오티피 롬 셀구조, 및 상기 롬의 프로그래밍 및 읽기 방법 | |
CN117337039A (zh) | 一次性编程存储单元及其存储器 | |
JPH0413295A (ja) | 不揮発性半導体記憶装置の消去方法と不揮発性半導体記憶回路 | |
BRPI0619718B1 (pt) | Eprom cell | |
WO2007052207A1 (en) | Memory matrix composed of memory cells each constituted by a transistor and a memory element connected in parallel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140218 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140502 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140805 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20141105 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150203 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150210 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5697651 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |