ITMI931529A1 - Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova - Google Patents

Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova

Info

Publication number
ITMI931529A1
ITMI931529A1 IT001529A ITMI931529A ITMI931529A1 IT MI931529 A1 ITMI931529 A1 IT MI931529A1 IT 001529 A IT001529 A IT 001529A IT MI931529 A ITMI931529 A IT MI931529A IT MI931529 A1 ITMI931529 A1 IT MI931529A1
Authority
IT
Italy
Prior art keywords
test mode
power
memory device
semiconductor memory
cell array
Prior art date
Application number
IT001529A
Other languages
English (en)
Inventor
Seiji Sawada
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of ITMI931529A0 publication Critical patent/ITMI931529A0/it
Publication of ITMI931529A1 publication Critical patent/ITMI931529A1/it
Application granted granted Critical
Publication of IT1265147B1 publication Critical patent/IT1265147B1/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/46—Test trigger logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
IT93MI001529A 1992-07-14 1993-07-12 Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova IT1265147B1 (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4186610A JPH0636593A (ja) 1992-07-14 1992-07-14 半導体記憶装置

Publications (3)

Publication Number Publication Date
ITMI931529A0 ITMI931529A0 (it) 1993-07-12
ITMI931529A1 true ITMI931529A1 (it) 1995-01-12
IT1265147B1 IT1265147B1 (it) 1996-10-31

Family

ID=16191591

Family Applications (1)

Application Number Title Priority Date Filing Date
IT93MI001529A IT1265147B1 (it) 1992-07-14 1993-07-12 Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova

Country Status (5)

Country Link
US (1) US5365481A (it)
JP (1) JPH0636593A (it)
KR (1) KR970006221B1 (it)
DE (1) DE4322994C2 (it)
IT (1) IT1265147B1 (it)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0459001B1 (de) * 1990-05-31 1996-01-24 Siemens Aktiengesellschaft Integrierter Halbleiterspeicher
GB2283342B (en) * 1993-10-26 1998-08-12 Intel Corp Programmable code store circuitry for a nonvolatile semiconductor memory device
KR960008824B1 (en) * 1993-11-17 1996-07-05 Samsung Electronics Co Ltd Multi bit test circuit and method of semiconductor memory device
US5526311A (en) * 1993-12-30 1996-06-11 Intel Corporation Method and circuitry for enabling and permanently disabling test mode access in a flash memory device
US6587978B1 (en) 1994-02-14 2003-07-01 Micron Technology, Inc. Circuit and method for varying a pulse width of an internal control signal during a test mode
US5831918A (en) 1994-02-14 1998-11-03 Micron Technology, Inc. Circuit and method for varying a period of an internal control signal during a test mode
JPH08153400A (ja) * 1994-11-29 1996-06-11 Mitsubishi Electric Corp Ｄｒａｍ
US5991214A (en) * 1996-06-14 1999-11-23 Micron Technology, Inc. Circuit and method for varying a period of an internal control signal during a test mode
US6115307A (en) 1997-05-19 2000-09-05 Micron Technology, Inc. Method and structure for rapid enablement
JPH1116395A (ja) * 1997-06-25 1999-01-22 Mitsubishi Electric Corp 半導体記憶装置
JP3180728B2 (ja) * 1997-07-25 2001-06-25 日本電気株式会社 半導体記憶装置
IT1296908B1 (it) * 1997-12-29 1999-08-02 Sgs Thomson Microelectronics Metodo e relativo circuito per regolare la durata di un segnale di sincronismo atd per temporizzare l'accesso ad una memoria non-volatile
JPH11353900A (ja) * 1998-06-11 1999-12-24 Mitsubishi Electric Corp 半導体装置
JP3292145B2 (ja) * 1998-06-26 2002-06-17 日本電気株式会社 半導体記憶装置
JP3987674B2 (ja) * 2000-06-01 2007-10-10 富士通株式会社 半導体集積回路
JP4790925B2 (ja) * 2001-03-30 2011-10-12 富士通セミコンダクター株式会社 アドレス発生回路
JP4338548B2 (ja) * 2004-02-26 2009-10-07 Ｏｋｉセミコンダクタ株式会社 パワーオンリセット回路および半導体集積回路
KR100824777B1 (ko) * 2007-02-07 2008-04-24 삼성전자주식회사 로우 경로와 칼럼 경로에 대해 다른 초기화 시점을 가지는반도체 메모리 장치 및 반도체 메모리 장치의 초기화 방법
KR100857448B1 (ko) * 2007-06-11 2008-09-10 주식회사 하이닉스반도체 반도체 메모리 장치의 리셋펄스 생성회로
KR20100005610A (ko) * 2008-07-07 2010-01-15 주식회사 하이닉스반도체 반도체 메모리 디바이스의 테스트모드 제어 회로 및 방법
US8069385B1 (en) * 2008-07-14 2011-11-29 T-Ram Semiconductor, Inc. Programmable built-in self-test architecture
JP4856208B2 (ja) * 2009-03-30 2012-01-18 株式会社東芝 半導体装置
KR101646910B1 (ko) 2011-01-11 2016-08-09 페어차일드코리아반도체 주식회사 파워 온 리셋 회로를 포함하는 반도체 소자
KR20120087720A (ko) * 2011-01-28 2012-08-07 에스케이하이닉스 주식회사 상변화 메모리 장치
US9213063B2 (en) 2014-03-26 2015-12-15 Freescale Semiconductor, Inc. Reset generation circuit for scan mode exit
EP3444747A4 (en) 2017-06-13 2019-08-14 Shenzhen Goodix Technology Co., Ltd. MODULE FOR OPTICAL BIOLOGICAL DETECTION, DISPLAY DEVICE AND ELECTRONIC EQUIPMENT
CN109863410B (zh) 2017-09-19 2021-03-05 深圳市汇顶科技股份有限公司 上电复位时间的测量方法及系统

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2624654B2 (ja) * 1986-10-15 1997-06-25 株式会社東芝 パワーオンリセツト回路
JPH0229118A (ja) * 1988-05-27 1990-01-31 Advanced Micro Devices Inc Ｃｍｏｓパワーオン・リセット回路
JP2568455B2 (ja) * 1990-08-16 1997-01-08 三菱電機株式会社 半導体記憶装置
US5134587A (en) * 1990-08-17 1992-07-28 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with automatic test mode exit on chip enable
US5134586A (en) * 1990-08-17 1992-07-28 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with chip enable control from output enable during test mode
JPH04119600A (ja) * 1990-09-10 1992-04-21 Mitsubishi Electric Corp テストモード機能内蔵ダイナミックランダムアクセスメモリ装置

Also Published As

Publication number Publication date
KR940003039A (ko) 1994-02-19
JPH0636593A (ja) 1994-02-10
US5365481A (en) 1994-11-15
DE4322994C2 (de) 1996-01-11
DE4322994A1 (de) 1994-01-20
ITMI931529A0 (it) 1993-07-12
KR970006221B1 (ko) 1997-04-24
IT1265147B1 (it) 1996-10-31

Similar Documents

Publication Publication Date Title
ITMI931529A1 (it) Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova
KR100217215B1 (ko) 내장 기록 기능을 갖는 플래시 메모리를 끼워넣은 마이크로컴퓨터
KR900008527A (ko) 반도체 기억장치
DE3888301D1 (de) Digitalschaltungsprüfgerät.
US5657277A (en) Memory device tracking circuit
DE69704888D1 (de) Steuerschaltung für den Datenausgang für eine Halbleiterspeicheranordnung mit einer Pipelinestruktur
KR970023464A (ko) 테스트 회로가 설치된 반도체 메모리
KR880008334A (ko) 고속으로 데이터를 감지하는 방법과 그 다이나믹형 반도체기억장치
DE69228522D1 (de) Lese-Schreibspeicher mit Prüfmodusdatenvergleich
US20020018383A1 (en) Semiconductor memory device
TW349226B (en) A test method of high speed memory devices in which limit conditions for the clock signals are defined
ES2143862T3 (es) Disposicion de circuito con un circuito de prueba.
CA2252989A1 (en) Microcomputer and its access speed control method
KR890015285A (ko) 반도체집적회로의 오동작방지회로
JP3192751B2 (ja) 半導体装置
KR100364034B1 (ko) 부스트 회로
JPS645072A (en) Nonvolatile semiconductor memory device
JPS6419582A (en) Semiconductor memory device
US6469946B2 (en) Semiconductor memory and its test method
KR19990086698A (ko) 도달 지연 오차를 최소화하는 데이터 처리회로
KR19980025764A (ko) 비트라인 방전회로를 구비한 반도체 메모리 장치
KR940008725B1 (ko) 반도체 메모리 장치의 테스트 방법 및 회로
JPS6423548A (en) Semiconductor integrated circuit device
JPS55160393A (en) Read voltage setting system for semiconductor memory
KR930005204A (ko) 반도체 집적회로 장치 및 이를 이용한 칩선별 방법

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970730