KR900008527A - 반도체 기억장치 - Google Patents
반도체 기억장치 Download PDFInfo
- Publication number
- KR900008527A KR900008527A KR1019890016269A KR890016269A KR900008527A KR 900008527 A KR900008527 A KR 900008527A KR 1019890016269 A KR1019890016269 A KR 1019890016269A KR 890016269 A KR890016269 A KR 890016269A KR 900008527 A KR900008527 A KR 900008527A
- Authority
- KR
- South Korea
- Prior art keywords
- memory device
- semiconductor memory
- write
- read
- compares
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims 4
- 238000012795 verification Methods 0.000 claims description 5
- 239000011159 matrix material Substances 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/46—Test trigger logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/48—Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths
Landscapes
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Non-Volatile Memory (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명이 적용된 EPR0M의 1실시예를 도시한 블럭도.
제2도A는 본 발명의 자동 검증 모드의 설정에서 제1의 라이트 동작과 검증모드 까지를 설명하기 위한 타이밍도.
제2도B는 제2의 라이트 동작과 검증 모드를 설명하기 위한 타이밍도.
제2도 C는 추가 라이트 동작과 종료 라이트 동작을 설명 하기 위한 타이밍도.
Claims (3)
- 전기적인 라이트 정보에 따라서 임계값 전압이 변화되는 불휘발성 기억소자가 매트릭스 형상으로 배치되는 메모리 어레이를 포함하고, 소정의 제어신호의 입력에 의해 내부회로에서 라이트 시간이 설정됨과 동시에 상기 라이트 동작후 자동적으로 리드 모드로 전환되는 자동검증 기능을 갖는 반도체 기억장치.
- 특허청구의 범위 제1항에 있어서, 상기 자동검증 모드에서의 리드 동작은 내부에 마련된 래치회로에 기억된 라이트 데이타와 상기 리드모드에서의 리드데이타를 내부 비교회로에 의해 비교하고, 그 비교 결과를 출력하는것인 반도체 기억장치.
- 특허청구의 번위 제1항 또는 제2항에 있어서, 상기 불휘발성 기억소자는 EPROM을 구성하는 것을 반도체 기억장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63-295172 | 1988-11-22 | ||
JP29517288A JP2648840B2 (ja) | 1988-11-22 | 1988-11-22 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900008527A true KR900008527A (ko) | 1990-06-04 |
KR0166061B1 KR0166061B1 (ko) | 1999-02-01 |
Family
ID=17817164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890016269A KR0166061B1 (ko) | 1988-11-22 | 1989-11-10 | 반도체 기억장치 |
Country Status (3)
Country | Link |
---|---|
US (2) | US5434819A (ko) |
JP (1) | JP2648840B2 (ko) |
KR (1) | KR0166061B1 (ko) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2648840B2 (ja) * | 1988-11-22 | 1997-09-03 | 株式会社日立製作所 | 半導体記憶装置 |
US5844842A (en) * | 1989-02-06 | 1998-12-01 | Hitachi, Ltd. | Nonvolatile semiconductor memory device |
US5195100A (en) * | 1990-03-02 | 1993-03-16 | Micro Technology, Inc. | Non-volatile memory storage of write operation identifier in data sotrage device |
US6781895B1 (en) | 1991-12-19 | 2004-08-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and memory system using the same |
US5361227A (en) * | 1991-12-19 | 1994-11-01 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and memory system using the same |
JP2647321B2 (ja) * | 1991-12-19 | 1997-08-27 | 株式会社東芝 | 不揮発性半導体記憶装置及びこれを用いた記憶システム |
US6287484B1 (en) | 1992-11-12 | 2001-09-11 | Robert Hausslein | Iontophoretic material |
US5452251A (en) | 1992-12-03 | 1995-09-19 | Fujitsu Limited | Semiconductor memory device for selecting and deselecting blocks of word lines |
JPH07210445A (ja) * | 1994-01-20 | 1995-08-11 | Mitsubishi Electric Corp | 半導体記憶装置およびコンピュータ |
JP2790061B2 (ja) * | 1994-10-28 | 1998-08-27 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
JPH0955098A (ja) * | 1995-08-15 | 1997-02-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
KR100209364B1 (ko) * | 1995-10-27 | 1999-07-15 | 김영환 | 메모리장치 |
US5640361A (en) * | 1996-05-01 | 1997-06-17 | Hewlett-Packard Company | Memory architecture |
JP3846748B2 (ja) * | 1996-07-17 | 2006-11-15 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
US5835704A (en) * | 1996-11-06 | 1998-11-10 | Intel Corporation | Method of testing system memory |
US5949261A (en) * | 1996-12-17 | 1999-09-07 | Cypress Semiconductor Corp. | Method and circuit for reducing power and/or current consumption |
US5936973A (en) * | 1996-12-23 | 1999-08-10 | Cypress Semiconductor Corp. | Test mode latching scheme |
US6035401A (en) * | 1997-02-03 | 2000-03-07 | Intel Corporation | Block locking apparatus for flash memory |
US5954818A (en) * | 1997-02-03 | 1999-09-21 | Intel Corporation | Method of programming, erasing, and reading block lock-bits and a master lock-bit in a flash memory device |
TW380255B (en) * | 1997-02-26 | 2000-01-21 | Toshiba Corp | Semiconductor memory |
JP2001006387A (ja) * | 1999-06-18 | 2001-01-12 | Mitsubishi Electric Corp | テスト回路を備える半導体装置および半導体装置の試験装置 |
US6834323B2 (en) | 2000-12-26 | 2004-12-21 | Intel Corporation | Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory |
US6732306B2 (en) * | 2000-12-26 | 2004-05-04 | Intel Corporation | Special programming mode with hashing |
US7007131B2 (en) * | 2000-12-27 | 2006-02-28 | Intel Corporation | Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory |
DE10327284B4 (de) * | 2003-06-17 | 2005-11-03 | Infineon Technologies Ag | Prüflesevorrichtung für Speicher |
US8997255B2 (en) * | 2006-07-31 | 2015-03-31 | Inside Secure | Verifying data integrity in a data storage device |
US8352752B2 (en) * | 2006-09-01 | 2013-01-08 | Inside Secure | Detecting radiation-based attacks |
US20080061843A1 (en) * | 2006-09-11 | 2008-03-13 | Asier Goikoetxea Yanci | Detecting voltage glitches |
JP5137550B2 (ja) * | 2007-12-12 | 2013-02-06 | キヤノン株式会社 | 情報処理装置及びその制御方法 |
JP2011141790A (ja) * | 2010-01-08 | 2011-07-21 | Seiko Epson Corp | 誤り検出器、誤り検出器を有する半導体装置、誤り検出器を有する半導体装置を用いた情報処理装置及び誤り検出方法 |
JP6709042B2 (ja) * | 2014-12-10 | 2020-06-10 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US11915125B2 (en) | 2019-10-31 | 2024-02-27 | SK Hynix Inc. | Arithmetic devices for neural network |
US11676651B2 (en) | 2019-10-31 | 2023-06-13 | SK Hynix Inc. | Arithmetic devices conducting auto-load operation |
US11386947B2 (en) | 2019-10-31 | 2022-07-12 | SK Hynix Inc. | Arithmetic devices conducting auto-load operation for writing the activation functions |
JP2022128812A (ja) * | 2021-02-24 | 2022-09-05 | キオクシア株式会社 | 半導体記憶装置 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2828855C2 (de) * | 1978-06-30 | 1982-11-18 | Siemens AG, 1000 Berlin und 8000 München | Wortweise elektrisch umprogrammierbarer, nichtflüchtiger Speicher sowie Verfahren zum Löschen bzw. Einschreiben eines bzw. in einen solchen Speicher(s) |
JPS58169395A (ja) * | 1982-03-31 | 1983-10-05 | Fujitsu Ltd | 書き替え可能なrom管理方式 |
US4460982A (en) * | 1982-05-20 | 1984-07-17 | Intel Corporation | Intelligent electrically programmable and electrically erasable ROM |
JPS6151695A (ja) * | 1984-08-22 | 1986-03-14 | Hitachi Ltd | 半導体集積回路装置 |
JPS6180597A (ja) * | 1984-09-26 | 1986-04-24 | Hitachi Ltd | 半導体記憶装置 |
JPS628397A (ja) * | 1985-07-03 | 1987-01-16 | Hitachi Ltd | 半導体装置 |
JPH0713879B2 (ja) * | 1985-06-21 | 1995-02-15 | 三菱電機株式会社 | 半導体記憶装置 |
JPS6252798A (ja) * | 1985-08-30 | 1987-03-07 | Mitsubishi Electric Corp | 半導体記憶装置 |
JPS62164299A (ja) * | 1986-01-13 | 1987-07-20 | Mitsubishi Electric Corp | マイクロコンピユ−タ装置 |
JPS62188100A (ja) * | 1986-02-13 | 1987-08-17 | Mitsubishi Electric Corp | 紫外線消去型プログラマブルromの書込方法 |
JPS62205599A (ja) * | 1986-03-05 | 1987-09-10 | Nec Corp | 書込可能読出専用記憶回路 |
JPS62236199A (ja) * | 1986-04-07 | 1987-10-16 | Matsushita Electric Ind Co Ltd | 電気的消去型半導体不揮発性メモリ |
JP2510521B2 (ja) * | 1986-06-18 | 1996-06-26 | 株式会社日立製作所 | Eeprom装置 |
US5053990A (en) * | 1988-02-17 | 1991-10-01 | Intel Corporation | Program/erase selection for flash memory |
JP2648840B2 (ja) * | 1988-11-22 | 1997-09-03 | 株式会社日立製作所 | 半導体記憶装置 |
-
1988
- 1988-11-22 JP JP29517288A patent/JP2648840B2/ja not_active Expired - Lifetime
-
1989
- 1989-11-10 KR KR1019890016269A patent/KR0166061B1/ko not_active IP Right Cessation
-
1994
- 1994-07-29 US US08/282,313 patent/US5434819A/en not_active Expired - Lifetime
-
1995
- 1995-05-31 US US08/455,152 patent/US5544098A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5434819A (en) | 1995-07-18 |
JPH02142000A (ja) | 1990-05-31 |
JP2648840B2 (ja) | 1997-09-03 |
KR0166061B1 (ko) | 1999-02-01 |
US5544098A (en) | 1996-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008527A (ko) | 반도체 기억장치 | |
KR930020467A (ko) | 불휘발성 반도체 기억장치 | |
KR900008526A (ko) | 반도체 기억장치 | |
KR870003430A (ko) | 반도체 집적 회로장치 | |
KR890007296A (ko) | 반도체 집적회로 장치 | |
KR870009397A (ko) | 불휘발성 반도체기억장치 | |
KR840006092A (ko) | 기억보호 검사방법 및 그 수행회로 | |
KR850002637A (ko) | 반도체 기억장치 | |
KR970063265A (ko) | 반도체 기억 장치 | |
KR880010423A (ko) | 반도체 기억장치 | |
KR920005161A (ko) | 전기적으로 소거 및 프로그램이 가능한 반도체 메모리장치의 자동 소거최적화회로 및 방법 | |
KR890005749A (ko) | 동기식 반도체 기억장치 | |
KR920002393A (ko) | 자동차용 입력인터페이스 | |
KR870002655A (ko) | 반도체 회로 | |
KR880000966A (ko) | 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리 장치 | |
KR910007276A (ko) | 직접회로소자용 테스트 회로와 집적회로의 테스트중 구성 비트를 프로그래밍하는 방법 | |
KR960035657A (ko) | 데이타 압축 시험기능을 갖는 반도체 기억장치 및 그 시험방법 | |
KR880014574A (ko) | 기준 셋팅회로 | |
KR910014948A (ko) | 반도체 기억 장치 및 데이타 처리장치 | |
KR930020430A (ko) | 불휘발성 반도체 기억장치 | |
KR850002641A (ko) | 시프트 레지스터 | |
EP0377840A3 (en) | Nonvolatile semiconductor memory device having reference potential generating circuit | |
KR900017291A (ko) | 지연 회로 | |
KR950001862A (ko) | 반도체 집적 회로 장치 | |
KR890016442A (ko) | 전자시계용 집적회로 및 전자시계 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E801 | Decision on dismissal of amendment | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120907 Year of fee payment: 15 |
|
EXPY | Expiration of term |