JP2633541B2
(ja)
*
|
1987-01-07 |
1997-07-23 |
株式会社東芝 |
半導体メモリ装置の製造方法
|
US5231041A
(en)
*
|
1988-06-28 |
1993-07-27 |
Mitsubishi Denki Kabushiki Kaisha |
Manufacturing method of an electrically programmable non-volatile memory device having the floating gate extending over the control gate
|
US5023694A
(en)
*
|
1988-08-03 |
1991-06-11 |
Xicor, Inc. |
Side wall contact in a nonvolatile electrically alterable memory cell
|
KR950000156B1
(ko)
*
|
1989-02-08 |
1995-01-10 |
세이꼬 엡슨 가부시끼가이샤 |
반도체 장치
|
US5051793A
(en)
*
|
1989-03-27 |
1991-09-24 |
Ict International Cmos Technology, Inc. |
Coplanar flash EPROM cell and method of making same
|
KR940006094B1
(ko)
*
|
1989-08-17 |
1994-07-06 |
삼성전자 주식회사 |
불휘발성 반도체 기억장치 및 그 제조방법
|
US5239500A
(en)
*
|
1989-09-29 |
1993-08-24 |
Centre Suisse D'electronique Et De Microtechnique S.A. |
Process of storing analog quantities and device for the implementation thereof
|
JPH081933B2
(ja)
*
|
1989-12-11 |
1996-01-10 |
株式会社東芝 |
不揮発性半導体記憶装置
|
US5021848A
(en)
*
|
1990-03-13 |
1991-06-04 |
Chiu Te Long |
Electrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereof
|
US5019879A
(en)
*
|
1990-03-15 |
1991-05-28 |
Chiu Te Long |
Electrically-flash-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area
|
US5108939A
(en)
*
|
1990-10-16 |
1992-04-28 |
National Semiconductor Corp. |
Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region
|
EP0520505B1
(de)
*
|
1991-06-27 |
1997-03-05 |
Kabushiki Kaisha Toshiba |
Permanenter Halbleiterspeicher und seine Arbeitsweise
|
US5225362A
(en)
*
|
1992-06-01 |
1993-07-06 |
National Semiconductor Corporation |
Method of manufacturing a full feature high density EEPROM cell with poly tunnel spacer
|
US5910912A
(en)
*
|
1992-10-30 |
1999-06-08 |
International Business Machines Corporation |
Flash EEPROM with dual-sidewall gate
|
KR970003845B1
(ko)
*
|
1993-10-28 |
1997-03-22 |
금성일렉트론 주식회사 |
이이피롬 프래쉬 메모리 셀, 메모리 디바이스 및 그 제조방법
|
US5550072A
(en)
*
|
1994-08-30 |
1996-08-27 |
National Semiconductor Corporation |
Method of fabrication of integrated circuit chip containing EEPROM and capacitor
|
KR100192546B1
(ko)
*
|
1996-04-12 |
1999-06-15 |
구본준 |
플래쉬 메모리 및 이의 제조방법
|
KR100205309B1
(ko)
|
1996-07-23 |
1999-07-01 |
구본준 |
비휘발성 메모리셀 및 이 비휘발성 메모리셀을 프로그래밍하는 방법
|
US6141246A
(en)
*
|
1998-04-01 |
2000-10-31 |
National Semiconductor Corporation |
Memory device with sense amplifier that sets the voltage drop across the cells of the device
|
US6118691A
(en)
*
|
1998-04-01 |
2000-09-12 |
National Semiconductor Corporation |
Memory cell with a Frohmann-Bentchkowsky EPROM memory transistor that reduces the voltage across an unprogrammed memory transistor during a read
|
US6055185A
(en)
|
1998-04-01 |
2000-04-25 |
National Semiconductor Corporation |
Single-poly EPROM cell with CMOS compatible programming voltages
|
US6081451A
(en)
*
|
1998-04-01 |
2000-06-27 |
National Semiconductor Corporation |
Memory device that utilizes single-poly EPROM cells with CMOS compatible programming voltages
|
US6157574A
(en)
*
|
1998-04-01 |
2000-12-05 |
National Semiconductor Corporation |
Erasable frohmann-bentchkowsky memory transistor that stores multiple bits of data
|
US6525371B2
(en)
|
1999-09-22 |
2003-02-25 |
International Business Machines Corporation |
Self-aligned non-volatile random access memory cell and process to make the same
|
JP2001148428A
(ja)
*
|
1999-11-18 |
2001-05-29 |
Toshiba Microelectronics Corp |
半導体装置
|
JP2001196476A
(ja)
*
|
2000-01-07 |
2001-07-19 |
Toshiba Corp |
半導体装置及びその製造方法
|
US6627946B2
(en)
|
2000-09-20 |
2003-09-30 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with control gates protruding portions
|
US6727545B2
(en)
|
2000-09-20 |
2004-04-27 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with low resistance source regions and high source coupling
|
US6868015B2
(en)
|
2000-09-20 |
2005-03-15 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with control gate spacer portions
|
JP2002100688A
(ja)
|
2000-09-22 |
2002-04-05 |
Oki Electric Ind Co Ltd |
不揮発性半導体メモリの製造方法
|
US6563167B2
(en)
|
2001-01-05 |
2003-05-13 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with floating gates having multiple sharp edges
|
US6627942B2
(en)
|
2001-03-29 |
2003-09-30 |
Silicon Storage Technology, Inc |
Self-aligned floating gate poly for a flash E2PROM cell
|
US6967372B2
(en)
|
2001-04-10 |
2005-11-22 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with vertical control gate sidewalls and insulation spacers
|
US6743674B2
(en)
*
|
2001-09-18 |
2004-06-01 |
Silicon Storage Technology, Inc. |
Method of forming a semiconductor array of floating gate memory cells and strap regions, and a memory array and strap regions made thereby
|
US6917069B2
(en)
|
2001-10-17 |
2005-07-12 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with buried bit-line and vertical word line transistor
|
US6952033B2
(en)
|
2002-03-20 |
2005-10-04 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with buried bit-line and raised source line
|
US6566706B1
(en)
|
2001-10-31 |
2003-05-20 |
Silicon Storage Technology, Inc. |
Semiconductor array of floating gate memory cells and strap regions
|
US6541324B1
(en)
|
2001-11-02 |
2003-04-01 |
Silicon Storage Technology, Inc. |
Method of forming a semiconductor array of floating gate memory cells having strap regions and a peripheral logic device region
|
US20030102504A1
(en)
*
|
2001-12-05 |
2003-06-05 |
Geeng-Chuan Chern |
Method of forming different oxide thickness for high voltage transistor and memory cell tunnel dielectric
|
US6756633B2
(en)
*
|
2001-12-27 |
2004-06-29 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with horizontally oriented floating gate edges
|
US6861698B2
(en)
*
|
2002-01-24 |
2005-03-01 |
Silicon Storage Technology, Inc. |
Array of floating gate memory cells having strap regions and a peripheral logic device region
|
US6878591B2
(en)
*
|
2002-02-07 |
2005-04-12 |
Silicon Storage Technology, Inc. |
Self aligned method of forming non-volatile memory cells with flat word line
|
US7411246B2
(en)
*
|
2002-04-01 |
2008-08-12 |
Silicon Storage Technology, Inc. |
Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bit-line and raised source line, and a memory array made thereby
|
US6891220B2
(en)
*
|
2002-04-05 |
2005-05-10 |
Silicon Storage Technology, Inc. |
Method of programming electrons onto a floating gate of a non-volatile memory cell
|
US6952034B2
(en)
*
|
2002-04-05 |
2005-10-04 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with buried source line and floating gate
|
US6706592B2
(en)
*
|
2002-05-14 |
2004-03-16 |
Silicon Storage Technology, Inc. |
Self aligned method of forming a semiconductor array of non-volatile memory cells
|
US6873006B2
(en)
*
|
2003-03-21 |
2005-03-29 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with burried floating gate and pointed channel region
|
US6958273B2
(en)
*
|
2003-03-21 |
2005-10-25 |
Silicon Storage Technology, Inc. |
Self-aligned method of forming a semiconductor memory array of floating gate memory cells with buried floating gate, pointed floating gate and pointed channel region, and a memory array made thereby
|
US6919242B2
(en)
*
|
2003-04-25 |
2005-07-19 |
Atmel Corporation |
Mirror image memory cell transistor pairs featuring poly floating spacers
|
US6888192B2
(en)
*
|
2003-04-25 |
2005-05-03 |
Atmel Corporation |
Mirror image non-volatile memory cell transistor pairs with single poly layer
|
US6998670B2
(en)
*
|
2003-04-25 |
2006-02-14 |
Atmel Corporation |
Twin EEPROM memory transistors with subsurface stepped floating gates
|
US6906379B2
(en)
*
|
2003-08-28 |
2005-06-14 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with buried floating gate
|
EP1524699B1
(de)
*
|
2003-10-17 |
2012-12-26 |
Imec |
Verfahren zur Herstellung CMOS Bauelementen mit einer kerbenförmigen Gatterisolierschicht und so erhaltene Vorrichtungen
|
US7315056B2
(en)
|
2004-06-07 |
2008-01-01 |
Silicon Storage Technology, Inc. |
Semiconductor memory array of floating gate memory cells with program/erase and select gates
|
US7098106B2
(en)
*
|
2004-07-01 |
2006-08-29 |
Atmel Corporation |
Method of making mirror image memory cell transistor pairs featuring poly floating spacers
|
US8138524B2
(en)
|
2006-11-01 |
2012-03-20 |
Silicon Storage Technology, Inc. |
Self-aligned method of forming a semiconductor memory array of floating memory cells with source side erase, and a memory array made thereby
|
US7641226B2
(en)
*
|
2006-11-01 |
2010-01-05 |
Autoliv Development Ab |
Side airbag module with an internal guide fin
|
US7915664B2
(en)
*
|
2008-04-17 |
2011-03-29 |
Sandisk Corporation |
Non-volatile memory with sidewall channels and raised source/drain regions
|
US8148768B2
(en)
*
|
2008-11-26 |
2012-04-03 |
Silicon Storage Technology, Inc. |
Non-volatile memory cell with self aligned floating and erase gates, and method of making same
|
CN111223868A
(zh)
*
|
2018-11-27 |
2020-06-02 |
钰成投资股份有限公司 |
半导体非挥发性存储元件结构
|