DE3779618T2 - Halbleiterspeicher mit zellenanordnung. - Google Patents
Halbleiterspeicher mit zellenanordnung.Info
- Publication number
- DE3779618T2 DE3779618T2 DE8787119215T DE3779618T DE3779618T2 DE 3779618 T2 DE3779618 T2 DE 3779618T2 DE 8787119215 T DE8787119215 T DE 8787119215T DE 3779618 T DE3779618 T DE 3779618T DE 3779618 T2 DE3779618 T2 DE 3779618T2
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor memory
- cell arrangement
- cell
- arrangement
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61309763A JPS63161596A (ja) | 1986-12-25 | 1986-12-25 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3779618D1 DE3779618D1 (de) | 1992-07-09 |
DE3779618T2 true DE3779618T2 (de) | 1993-01-21 |
Family
ID=17996977
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8787119215T Expired - Fee Related DE3779618T2 (de) | 1986-12-25 | 1987-12-24 | Halbleiterspeicher mit zellenanordnung. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4875193A (de) |
EP (1) | EP0282650B1 (de) |
JP (1) | JPS63161596A (de) |
DE (1) | DE3779618T2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR910009444B1 (ko) * | 1988-12-20 | 1991-11-16 | 삼성전자 주식회사 | 반도체 메모리 장치 |
KR940007639B1 (ko) * | 1991-07-23 | 1994-08-22 | 삼성전자 주식회사 | 분할된 입출력 라인을 갖는 데이타 전송회로 |
US5732010A (en) * | 1992-09-22 | 1998-03-24 | Kabushiki Kaisha Toshiba | Dynamic random access memory device with the combined open/folded bit-line pair arrangement |
US5796671A (en) | 1996-03-01 | 1998-08-18 | Wahlstrom; Sven E. | Dynamic random access memory |
JP5404584B2 (ja) * | 2010-11-19 | 2014-02-05 | 株式会社東芝 | 半導体記憶装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5942399B2 (ja) * | 1979-12-21 | 1984-10-15 | 株式会社日立製作所 | メモリ装置 |
EP0166642A3 (de) * | 1984-05-30 | 1989-02-22 | Fujitsu Limited | Blockunterteiltes Halbleiterspeichergerät mit unterteilten Bitzeilen |
JPS6194296A (ja) * | 1984-10-16 | 1986-05-13 | Fujitsu Ltd | 半導体記憶装置 |
EP0180054A3 (de) * | 1984-10-31 | 1988-05-11 | Texas Instruments Incorporated | Angepasste Struktur mit gefalzten Bitleitungsenden |
US4745577A (en) * | 1984-11-20 | 1988-05-17 | Fujitsu Limited | Semiconductor memory device with shift registers for high speed reading and writing |
-
1986
- 1986-12-25 JP JP61309763A patent/JPS63161596A/ja active Pending
-
1987
- 1987-12-24 EP EP87119215A patent/EP0282650B1/de not_active Expired - Lifetime
- 1987-12-24 DE DE8787119215T patent/DE3779618T2/de not_active Expired - Fee Related
- 1987-12-28 US US07/138,482 patent/US4875193A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0282650A1 (de) | 1988-09-21 |
JPS63161596A (ja) | 1988-07-05 |
US4875193A (en) | 1989-10-17 |
DE3779618D1 (de) | 1992-07-09 |
EP0282650B1 (de) | 1992-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3778439D1 (de) | Halbleiterspeicheranordnung. | |
DE3778067D1 (de) | Zweitor-halbleiterspeicheranordnung. | |
DE3689004T2 (de) | Halbleiterspeicherzelle. | |
DE3687322T2 (de) | Halbleiterspeicheranordnung. | |
DE3585733D1 (de) | Halbleiterspeichereinrichtung mit lese-aenderung-schreib-konfiguration. | |
DE3772137D1 (de) | Halbleiter-speicheranordnung. | |
DE3581990D1 (de) | Halbleitersonnenzellen. | |
DE3778408D1 (de) | Halbleiterspeicheranordnung. | |
DE3785133T2 (de) | Halbleiterspeicheranordnung mit verbesserter bitzeilenordnung. | |
DE3680562D1 (de) | Halbleiterspeicheranordnung. | |
DE3675445D1 (de) | Halbleiterspeicheranordnung. | |
DE3787616D1 (de) | Halbleiterspeicheranordnung. | |
DE3783666D1 (de) | Halbleiterspeicheranordnung. | |
DE3767729D1 (de) | Assoziativspeicherzelle. | |
DE3783493D1 (de) | Halbleiterspeicheranordnung. | |
DE3774369D1 (de) | Halbleiter-speicheranordnung. | |
DE3687284D1 (de) | Halbleiterspeicheranordnung. | |
DE3683783D1 (de) | Halbleiterspeicheranordnung. | |
DE3682346D1 (de) | Halbleiterspeicheranordnung. | |
DE3879766T2 (de) | Halbleiter Speicherzelle. | |
DE3685889D1 (de) | Halbleiterspeicheranordnung. | |
DE3781631D1 (de) | Halbleiterspeichervorrichtung mit verbesserter zellenanordnung. | |
DE3784600D1 (de) | Halbleiterspeicher mit schreibfunktion. | |
DE3771243D1 (de) | Halbleiterspeicheranordnung. | |
DE3780492D1 (de) | Halbleiterspeicheranordnung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NEC CORP., TOKIO/TOKYO, JP Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP |
|
8339 | Ceased/non-payment of the annual fee |