AU2001232248A1 - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
AU2001232248A1
AU2001232248A1 AU2001232248A AU3224801A AU2001232248A1 AU 2001232248 A1 AU2001232248 A1 AU 2001232248A1 AU 2001232248 A AU2001232248 A AU 2001232248A AU 3224801 A AU3224801 A AU 3224801A AU 2001232248 A1 AU2001232248 A1 AU 2001232248A1
Authority
AU
Australia
Prior art keywords
integrated circuit
semiconductor integrated
circuit device
semiconductor
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001232248A
Other languages
English (en)
Inventor
Masakazu Aoki
Koichiro Ishibashi
Junichi Nishimoto
Shoji Syukuri
Masanao Yamaoka
Kazumasa Yanagisawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of AU2001232248A1 publication Critical patent/AU2001232248A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B28/00—Compositions of mortars, concrete or artificial stone, containing inorganic binders or the reaction product of an inorganic and an organic binder, e.g. polycarboxylate cements
    • C04B28/02—Compositions of mortars, concrete or artificial stone, containing inorganic binders or the reaction product of an inorganic and an organic binder, e.g. polycarboxylate cements containing hydraulic cements other than calcium sulfates
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/848—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by adjacent switching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H10D89/105—Integrated device layouts adapted for thermal considerations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • H10P74/232—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes comprising connection or disconnection of parts of a device in response to a measurement
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2103/00—Function or property of ingredients for mortars, concrete or artificial stone
    • C04B2103/0068—Ingredients with a function or property not provided for elsewhere in C04B2103/00
    • C04B2103/0097—Anion- and far-infrared-emitting materials
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2111/00—Mortars, concrete or artificial stone or mixtures to prepare them, characterised by specific function, property or use
    • C04B2111/00439—Physico-chemical properties of the materials not provided for elsewhere in C04B2111/00
    • C04B2111/00456—Odorless cements
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2111/00—Mortars, concrete or artificial stone or mixtures to prepare them, characterised by specific function, property or use
    • C04B2111/00474—Uses not provided for elsewhere in C04B2111/00
    • C04B2111/00482—Coating or impregnation materials
    • C04B2111/00517—Coating or impregnation materials for masonry
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B2111/00—Mortars, concrete or artificial stone or mixtures to prepare them, characterised by specific function, property or use
    • C04B2111/20—Resistance against chemical, physical or biological attack
    • C04B2111/2092—Resistance against biological degradation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/02—Structural aspects of erasable programmable read-only memories
    • G11C2216/10—Floating gate memory cells with a single polysilicon layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/50—Peripheral circuit region structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4421—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/401—Marks applied to devices, e.g. for alignment or identification for identification or tracking
    • H10W46/403—Marks applied to devices, e.g. for alignment or identification for identification or tracking for non-wireless electrical read out
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nanotechnology (AREA)
  • Ceramic Engineering (AREA)
  • Theoretical Computer Science (AREA)
  • Inorganic Chemistry (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Structural Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
AU2001232248A 2000-02-10 2001-02-08 Semiconductor integrated circuit device Abandoned AU2001232248A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000-038167 2000-02-10
JP2000038167A JP4191355B2 (ja) 2000-02-10 2000-02-10 半導体集積回路装置
PCT/JP2001/000887 WO2001059789A1 (en) 2000-02-10 2001-02-08 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
AU2001232248A1 true AU2001232248A1 (en) 2001-08-20

Family

ID=18561945

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001232248A Abandoned AU2001232248A1 (en) 2000-02-10 2001-02-08 Semiconductor integrated circuit device

Country Status (9)

Country Link
US (3) US6611458B2 (https=)
EP (1) EP1262996B1 (https=)
JP (1) JP4191355B2 (https=)
KR (2) KR100816924B1 (https=)
CN (2) CN101916591B (https=)
AU (1) AU2001232248A1 (https=)
DE (1) DE60143643D1 (https=)
TW (1) TW506135B (https=)
WO (1) WO2001059789A1 (https=)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999029015A2 (en) * 1997-11-28 1999-06-10 Asea Brown Boveri Ab Method and device for controlling the magnetic flux with an auxiliary winding in a hv ac machine
US6829737B1 (en) 2000-08-30 2004-12-07 Micron Technology, Inc. Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
JP4043703B2 (ja) * 2000-09-04 2008-02-06 株式会社ルネサステクノロジ 半導体装置、マイクロコンピュータ、及びフラッシュメモリ
DE10120670B4 (de) * 2001-04-27 2008-08-21 Qimonda Ag Verfahren zur Reparatur von Hardwarefehlern in Speicherbausteinen
US6963103B2 (en) * 2001-08-30 2005-11-08 Micron Technology, Inc. SRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US7075829B2 (en) * 2001-08-30 2006-07-11 Micron Technology, Inc. Programmable memory address and decode circuits with low tunnel barrier interpoly insulators
US6754108B2 (en) * 2001-08-30 2004-06-22 Micron Technology, Inc. DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US7476925B2 (en) 2001-08-30 2009-01-13 Micron Technology, Inc. Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators
US7068544B2 (en) 2001-08-30 2006-06-27 Micron Technology, Inc. Flash memory with low tunnel barrier interpoly insulators
US7087954B2 (en) * 2001-08-30 2006-08-08 Micron Technology, Inc. In service programmable logic arrays with low tunnel barrier interpoly insulators
US7135734B2 (en) * 2001-08-30 2006-11-14 Micron Technology, Inc. Graded composition metal oxide tunnel barrier interpoly insulators
JP3821697B2 (ja) 2001-12-07 2006-09-13 エルピーダメモリ株式会社 半導体集積回路装置のベリファイ方法および半導体集積回路装置
US6943575B2 (en) * 2002-07-29 2005-09-13 Micron Technology, Inc. Method, circuit and system for determining burn-in reliability from wafer level burn-in
JP2004079138A (ja) * 2002-08-22 2004-03-11 Renesas Technology Corp 不揮発性半導体記憶装置
DE60306488D1 (de) * 2003-02-27 2006-08-10 St Microelectronics Srl Eingebautes Testverfahren in einem Flash Speicher
JP4108519B2 (ja) * 2003-03-31 2008-06-25 エルピーダメモリ株式会社 制御回路、半導体記憶装置、及び制御方法
JP4314085B2 (ja) * 2003-09-08 2009-08-12 パナソニック株式会社 不揮発性半導体記憶装置
KR100586841B1 (ko) * 2003-12-15 2006-06-07 삼성전자주식회사 가변 딜레이 제어 방법 및 회로
JP4130634B2 (ja) 2004-01-20 2008-08-06 松下電器産業株式会社 半導体装置
JP4124743B2 (ja) 2004-01-21 2008-07-23 株式会社ルネサステクノロジ 相変化メモリ
JP2005327337A (ja) * 2004-05-12 2005-11-24 Matsushita Electric Ind Co Ltd 半導体記憶装置
KR100591764B1 (ko) * 2004-05-18 2006-06-22 삼성전자주식회사 셀 어레이를 가로질러 배선된 신호라인을 갖는 반도체메모리 장치
US7102371B1 (en) * 2004-05-19 2006-09-05 National Semiconductor Corporation Bilevel probe
KR100634439B1 (ko) * 2004-10-26 2006-10-16 삼성전자주식회사 퓨즈프리 회로, 퓨즈프리 반도체 집적회로 및 퓨즈프리불휘발성 메모리 장치, 그리고 퓨즈프리 방법
US7373573B2 (en) 2005-06-06 2008-05-13 International Business Machines Corporation Apparatus and method for using a single bank of eFuses to successively store testing data from multiple stages of testing
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8110469B2 (en) 2005-08-30 2012-02-07 Micron Technology, Inc. Graded dielectric layers
JP2007172690A (ja) * 2005-12-19 2007-07-05 Fujitsu Ltd メモリ冗長選択装置、記憶装置、情報処理装置およびメモリセルの冗長選択の方法
JP4764723B2 (ja) * 2006-01-10 2011-09-07 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP4675813B2 (ja) 2006-03-31 2011-04-27 Ｏｋｉセミコンダクタ株式会社 半導体記憶装置およびその製造方法
JP2008181634A (ja) * 2006-12-26 2008-08-07 Semiconductor Energy Lab Co Ltd 半導体装置
US8055982B2 (en) * 2007-02-21 2011-11-08 Sigmatel, Inc. Error correction system and method
KR100843243B1 (ko) * 2007-04-18 2008-07-02 삼성전자주식회사 신호의 전송파워를 최적화한 반도체 메모리 장치 및 그파워 초기화 방법
KR100888885B1 (ko) * 2007-04-19 2009-03-17 삼성전자주식회사 리드프레임 및 이를 갖는 반도체 장치
JP2008300575A (ja) 2007-05-30 2008-12-11 Oki Electric Ind Co Ltd 半導体記憶装置およびその製造方法
JP2009070943A (ja) 2007-09-12 2009-04-02 Oki Semiconductor Co Ltd 半導体記憶装置およびその製造方法
KR100933839B1 (ko) * 2008-03-10 2009-12-24 주식회사 하이닉스반도체 불휘발성 메모리 소자 및 그 동작 방법
JP2009239161A (ja) * 2008-03-28 2009-10-15 Genusion Inc 不揮発性半導体記憶装置及びその使用方法
KR100998945B1 (ko) * 2008-09-05 2010-12-09 주식회사 하이닉스반도체 비휘발성 메모리 소자 제조 방법
DE102008063429B4 (de) 2008-12-31 2015-03-26 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Einstellen der Konfiguration eines Mehr-Gatetransistors durch Steuern einzelner Stege
KR101975440B1 (ko) 2011-05-12 2019-08-23 디퍼이 신테스 프로덕츠, 인코포레이티드 내시경용 개선된 이미지 센서
HK1207550A1 (en) 2012-07-26 2016-02-05 橄榄医疗公司 Camera system with minimal area monolithic cmos image sensor
CN104769101A (zh) * 2012-09-04 2015-07-08 人类起源公司 组织产生方法
KR102044827B1 (ko) * 2012-10-17 2019-11-15 삼성전자주식회사 데이터 로딩 회로 및 이를 포함하는 반도체 메모리 장치
CN105246394B (zh) 2013-03-15 2018-01-12 德普伊新特斯产品公司 无输入时钟和数据传输时钟的图像传感器同步
BR112015022884A2 (pt) 2013-03-15 2017-07-18 Olive Medical Corp minimizar o sensor de imagem i/o e as contagens do condutor em aplicações de endoscópio
US9270174B2 (en) * 2013-05-12 2016-02-23 Freescale Semiconductor, Inc. Integrated circuit power management module
CN104409104B (zh) * 2014-10-30 2018-02-06 上海华虹宏力半导体制造有限公司 芯片存储单元扰码地址的验证方法
CN104616698A (zh) * 2015-01-28 2015-05-13 山东华翼微电子技术股份有限公司 一种充分利用存储器冗余单元的方法
JP6097775B2 (ja) * 2015-02-16 2017-03-15 力晶科技股▲ふん▼有限公司 半導体記憶装置及び半導体集積回路装置
US9343156B1 (en) * 2015-06-25 2016-05-17 Sandisk Technologies Inc. Balancing programming speeds of memory cells in a 3D stacked memory
WO2019203019A1 (ja) * 2018-04-19 2019-10-24 ソニーセミコンダクタソリューションズ株式会社 不揮発性記憶回路
KR102832402B1 (ko) * 2020-05-25 2025-07-10 에스케이하이닉스 주식회사 메모리 장치

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60201599A (ja) 1984-03-26 1985-10-12 Hitachi Ltd 半導体集積回路装置
JPS61123100A (ja) 1984-11-20 1986-06-10 Fujitsu Ltd 半導体記憶装置
EP0225960B1 (de) * 1985-12-07 1991-03-20 Deutsche ITT Industries GmbH CMOS-Inverterkette
US4794597A (en) * 1986-03-28 1988-12-27 Mitsubishi Denki Kabushiki Kaisha Memory device equipped with a RAS circuit
JPH01197652A (ja) 1988-02-02 1989-08-09 Nuclear Fuel Ind Ltd ウラン・ジルコニウム合金の溶解方法
US5089433A (en) 1988-08-08 1992-02-18 National Semiconductor Corporation Bipolar field-effect electrically erasable programmable read only memory cell and method of manufacture
ES2057417T3 (es) * 1989-07-31 1994-10-16 Masakazu Osawa Medios para reducir la resistencia de formacion de olas de un barco.
GB8926004D0 (en) * 1989-11-17 1990-01-10 Inmos Ltd Repairable memory circuit
JPH03179780A (ja) * 1989-12-07 1991-08-05 Fujitsu Ltd 半導体装置
US5278839A (en) * 1990-04-18 1994-01-11 Hitachi, Ltd. Semiconductor integrated circuit having self-check and self-repair capabilities
JP3083547B2 (ja) * 1990-07-12 2000-09-04 株式会社日立製作所 半導体集積回路装置
JPH05114300A (ja) 1991-05-21 1993-05-07 Citizen Watch Co Ltd 半導体記憶装置
US5278439A (en) * 1991-08-29 1994-01-11 Ma Yueh Y Self-aligned dual-bit split gate (DSG) flash EEPROM cell
JPH05298898A (ja) * 1992-04-14 1993-11-12 Toshiba Corp 不揮発性半導体記憶装置
JPH05314789A (ja) 1992-05-14 1993-11-26 Fujitsu Ltd 冗長アドレス記憶回路
JP2596695B2 (ja) 1993-05-07 1997-04-02 インターナショナル・ビジネス・マシーンズ・コーポレイション Ｅｅｐｒｏｍ
JP3212421B2 (ja) 1993-09-20 2001-09-25 富士通株式会社 不揮発性半導体記憶装置
US5466231A (en) * 1993-11-04 1995-11-14 Merocel Corporation Laminated sponge device
JPH07287994A (ja) 1994-04-19 1995-10-31 Mitsubishi Electric Corp 半導体記憶装置及びその製造方法
KR0126101B1 (ko) * 1994-07-07 1997-12-26 김주용 리페어 마스크 형성방법
KR0161399B1 (ko) * 1995-03-13 1998-12-01 김광호 불휘발성 메모리장치 및 그 제조방법
US5765544A (en) * 1995-06-05 1998-06-16 Vigansky, Jr.; Charles E. Flow-through humidifier for mobile home furnace
US6166293A (en) * 1996-07-18 2000-12-26 The Salk Institute For Biological Studies Method of increasing growth and yield in plants
JPH10149694A (ja) 1996-11-19 1998-06-02 Toshiba Microelectron Corp 半導体メモリおよびデータ書換回路
US5949703A (en) * 1996-12-26 1999-09-07 Kabushiki Kaisha Toshiba Semiconductor memory device in which data in programmable ROM can be apparently rewritten
JP3519583B2 (ja) 1997-09-19 2004-04-19 株式会社東芝 不揮発性半導体記憶装置およびその製造方法
US6005270A (en) * 1997-11-10 1999-12-21 Sony Corporation Semiconductor nonvolatile memory device and method of production of same
JPH11197652A (ja) 1998-01-06 1999-07-27 Sanden Corp 浄水殺菌装置
JP2000123591A (ja) * 1998-10-16 2000-04-28 Fujitsu Ltd 不揮発性半導体記憶装置
CN100359601C (zh) * 1999-02-01 2008-01-02 株式会社日立制作所 半导体集成电路和非易失性存储器元件

Also Published As

Publication number Publication date
EP1262996A4 (en) 2007-06-27
JP4191355B2 (ja) 2008-12-03
US7149113B2 (en) 2006-12-12
US20050152186A1 (en) 2005-07-14
US20010019499A1 (en) 2001-09-06
KR100816924B1 (ko) 2008-03-26
CN100590739C (zh) 2010-02-17
EP1262996B1 (en) 2010-12-15
CN101916591B (zh) 2014-05-07
JP2001229690A (ja) 2001-08-24
TW506135B (en) 2002-10-11
US6611458B2 (en) 2003-08-26
CN101916591A (zh) 2010-12-15
KR20020080340A (ko) 2002-10-23
KR100817343B1 (ko) 2008-03-27
CN1398407A (zh) 2003-02-19
DE60143643D1 (de) 2011-01-27
US20040004879A1 (en) 2004-01-08
KR20070108570A (ko) 2007-11-12
US6894944B2 (en) 2005-05-17
EP1262996A1 (en) 2002-12-04
WO2001059789A1 (en) 2001-08-16

Similar Documents

Publication Publication Date Title
AU2001232248A1 (en) Semiconductor integrated circuit device
AU2000224587A1 (en) Semiconductor device
AU2001236028A1 (en) Semiconductor device
AU2222101A (en) Semiconductor device
EP1220450B8 (en) Semiconductor integrated circuit
AU2002318809A1 (en) Integrated circuit device
AU2001234973A1 (en) Semiconductor devices
EP1391991A4 (en) INTEGRATED CIRCUIT ELEMENT
AU2002247383A1 (en) In-street integrated circuit wafer via
SG99939A1 (en) Semiconductor device
GB2373634B (en) Semiconductor device
AU2002316979A1 (en) Semiconductor device
GB2372601B (en) Semiconductor integrated circuit
GB2370916B (en) Semiconductor device
GB0003302D0 (en) Semiconductor devices
GB2365621B (en) Semiconductor device
GB0029162D0 (en) Integrated circuit device
AU2000274531A1 (en) Semiconductor device
SG109474A1 (en) Semiconductor device
GB2370687B (en) An integrated circuit package
AU2001216493A1 (en) Semiconductor device
AU2000238421A1 (en) Semiconductor device
AU2001280684A1 (en) Vertically integrated chip on chip circuit stack
AU2001289737A1 (en) Integrated circuit
GB0105919D0 (en) Semiconductor Device