WO2017038403A1 - 積層体 - Google Patents
積層体 Download PDFInfo
- Publication number
- WO2017038403A1 WO2017038403A1 PCT/JP2016/073417 JP2016073417W WO2017038403A1 WO 2017038403 A1 WO2017038403 A1 WO 2017038403A1 JP 2016073417 W JP2016073417 W JP 2016073417W WO 2017038403 A1 WO2017038403 A1 WO 2017038403A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- transistor
- circuit
- layer
- semiconductor
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 354
- 238000005516 engineering process Methods 0.000 claims abstract description 14
- 239000004065 semiconductor Substances 0.000 claims description 211
- 229910052751 metal Inorganic materials 0.000 claims description 101
- 239000002184 metal Substances 0.000 claims description 101
- 239000000463 material Substances 0.000 claims description 24
- 239000003990 capacitor Substances 0.000 claims description 20
- 238000004891 communication Methods 0.000 claims description 19
- 238000012545 processing Methods 0.000 claims description 19
- 230000005540 biological transmission Effects 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 150000001875 compounds Chemical class 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 230000005291 magnetic effect Effects 0.000 claims description 7
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 6
- 229910021389 graphene Inorganic materials 0.000 claims description 5
- 238000000605 extraction Methods 0.000 claims description 3
- 229910052732 germanium Inorganic materials 0.000 claims description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 3
- 230000005484 gravity Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 239
- 239000011229 interlayer Substances 0.000 description 37
- 238000004519 manufacturing process Methods 0.000 description 31
- 238000010586 diagram Methods 0.000 description 25
- 230000005415 magnetization Effects 0.000 description 25
- 230000004048 modification Effects 0.000 description 25
- 238000012986 modification Methods 0.000 description 25
- 239000010949 copper Substances 0.000 description 18
- 238000000034 method Methods 0.000 description 17
- 230000006870 function Effects 0.000 description 15
- 238000009792 diffusion process Methods 0.000 description 14
- 230000000694 effects Effects 0.000 description 14
- 229910004298 SiO 2 Inorganic materials 0.000 description 12
- 229910052782 aluminium Inorganic materials 0.000 description 12
- 239000002070 nanowire Substances 0.000 description 12
- 229910021332 silicide Inorganic materials 0.000 description 12
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 12
- 229910052715 tantalum Inorganic materials 0.000 description 11
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 10
- 230000000149 penetrating effect Effects 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 229910052802 copper Inorganic materials 0.000 description 9
- 241000724291 Tobacco streak virus Species 0.000 description 8
- 230000015556 catabolic process Effects 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 8
- 238000002955 isolation Methods 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910052707 ruthenium Inorganic materials 0.000 description 7
- 239000010936 titanium Substances 0.000 description 7
- 230000005669 field effect Effects 0.000 description 6
- 229910052735 hafnium Inorganic materials 0.000 description 6
- 229910002704 AlGaN Inorganic materials 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 238000003384 imaging method Methods 0.000 description 4
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 4
- 239000000395 magnesium oxide Substances 0.000 description 4
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 4
- 230000006386 memory function Effects 0.000 description 4
- -1 InGaSb Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- ROZSPJBPUVWBHW-UHFFFAOYSA-N [Ru]=O Chemical compound [Ru]=O ROZSPJBPUVWBHW-UHFFFAOYSA-N 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000002885 antiferromagnetic material Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000003302 ferromagnetic material Substances 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000010030 laminating Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 239000000696 magnetic material Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 230000005404 monopole Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910000889 permalloy Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229910052582 BN Inorganic materials 0.000 description 1
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 1
- 229910019001 CoSi Inorganic materials 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- 229910019041 PtMn Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004541 SiN Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910003071 TaON Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013016 damping Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- APTZNLHMIGJTEW-UHFFFAOYSA-N pyraflufen-ethyl Chemical compound C1=C(Cl)C(OCC(=O)OCC)=CC(C=2C(=C(OC(F)F)N(C)N=2)Cl)=C1F APTZNLHMIGJTEW-UHFFFAOYSA-N 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000004043 responsiveness Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 230000005533 two-dimensional electron gas Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5225—Shielding layers formed together with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/074—Stacked arrangements of non-apertured devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14634—Assemblies, i.e. Hybrid structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14621—Colour filter arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
- H01L27/14627—Microlenses
Definitions
- This technology relates to a stacked body on which a plurality of circuits having a plurality of transistors having different driving voltages are mounted.
- miniaturization and voltage reduction are advanced in accordance with Moore's scaling rules to improve performance and reduce power consumption.
- a fine processing technique exceeding the limit of lithography is used for forming a diffusion layer, a gate, a contact, and a wiring via, which causes an increase in manufacturing cost.
- the transistor structure has shifted from a conventional silicon (Si) / planar structure to a three-dimensional structure represented by Fin-FET in order to enable operation at a low voltage.
- semiconductor materials have a roadmap for evolution from Si materials to compound systems such as germanium (Ge) and InGaAs, and further to graphene structures, and it is a major issue to realize a transistor having such a device structure. It was.
- Patent Document 1 for example, among circuits mounted on a semiconductor device, a circuit including a high breakdown voltage transistor (high breakdown voltage transistor system circuit) is provided in a first chip with a lower breakdown voltage than a high breakdown voltage transistor system circuit.
- a semiconductor device is disclosed in which a circuit (low breakdown voltage transistor) system circuit including a simple transistor is mounted on a second chip.
- a stacked body includes a plurality of transistors, a first substrate, and a second substrate stacked with the first substrate and electrically connected to the first substrate.
- the first transistor driven by the first driving voltage having the lowest voltage among the plurality of transistors is provided only on the first substrate out of the first substrate and the second substrate. Thus, a first circuit is formed.
- the first transistor driven by the first driving voltage having the lowest voltage among the plurality of transistors is stacked, and the first substrate and the first substrate are electrically connected. It was formed only on one of the two substrates (first substrate). This simplifies the manufacturing process because a plurality of transistors having different process technologies are distributed to different substrates.
- the first transistor driven by the first driving voltage having the lowest voltage among the plurality of transistors is formed only on the first substrate.
- Transistors having different process technologies are formed on different substrates, thereby simplifying the manufacturing process. That is, it is possible to provide a laminate having a structure suitable for simpler manufacturing while reducing the mounting area.
- the effect of this technique is not limited to this, Any effect of the following description may be sufficient.
- FIG. 2 is a block diagram illustrating an example of a circuit configuration of a semiconductor device as a specific example of the stacked body illustrated in FIG. 1. It is a block diagram showing the other example of the circuit structure of the semiconductor device as a specific example of the laminated body shown in FIG. It is a block diagram showing the other example of the circuit structure of the semiconductor device as a specific example of the laminated body shown in FIG.
- FIG. 3 is a cross-sectional view illustrating an example of a configuration of the semiconductor device illustrated in FIG. 2.
- FIG. 4 is a cross-sectional view illustrating a configuration of a transistor 20 illustrated in FIG. 3.
- FIG. 3 is a cross-sectional view illustrating an example of a configuration of a transistor 20 illustrated in FIG. 3.
- FIG. 4 is a cross-sectional view illustrating a configuration of a transistor 70 (Fin-FET) illustrated in FIG. 3.
- FIG. 10 is a cross-sectional view illustrating another example (Tri-Gate) of the transistor 70 illustrated in FIG. 3.
- FIG. 7 is a cross-sectional view illustrating another example (Nano-Wire Tr) of the transistor 70 illustrated in FIG. 3.
- FIG. 10 is a cross-sectional view illustrating another example (FD-SOI) of the transistor 70 illustrated in FIG. 3.
- FIG. 4 is a cross-sectional view illustrating another example (T-FET) of the transistor 70 illustrated in FIG. 3.
- FIG. 3 is a block diagram illustrating another example of the circuit configuration of the semiconductor device illustrated in FIG. 2.
- FIG. 3 is a block diagram illustrating another example of the circuit configuration of the semiconductor device illustrated in FIG. 2. It is a block diagram showing the circuit structure of a general semiconductor device. It is a block diagram showing other examples of a semiconductor device concerning a 2nd embodiment of this indication. It is sectional drawing showing an example of the semiconductor device which concerns on 3rd Embodiment of this indication. It is sectional drawing showing the structure of the memory
- FIG. 17B is a cross-sectional view illustrating an example of a configuration of the semiconductor device illustrated in FIG. 17A. It is a block diagram showing other examples of a semiconductor device concerning a 5th embodiment of this indication. It is a block diagram showing other examples of a semiconductor device concerning a 5th embodiment of this indication. It is sectional drawing showing the structure of the semiconductor device which concerns on the modification 1 of this indication. It is a block diagram showing an example of a semiconductor device concerning a 6th embodiment of this indication.
- FIG. 21B is a cross-sectional view illustrating an example of a configuration of the semiconductor device illustrated in FIG. 21A.
- FIG. 22B is a cross-sectional view illustrating another example of the capacitor structure illustrated in FIG. 21B. It is a top view showing an example of the antenna shown to FIG. 21B. It is a top view showing an example of the shield shape shown in Drawing 21B. It is a top view showing the other example of the shield shape shown to FIG. 21B. It is a top view showing the other example of the shield shape shown to FIG. 21B. It is a top view showing the other example of the shield shape shown to FIG. 21B. It is a top view showing the other example of the shield shape shown to FIG. 21B.
- FIG. 22B is a flowchart showing a manufacturing process of the semiconductor device shown in FIG. 21B.
- FIG. 26 is a schematic diagram for describing a manufacturing process for the semiconductor device shown in FIG. 25. It is a schematic diagram showing the process of following FIG.
- FIG. 26A It is a schematic diagram showing the process of following FIG. 26B. It is a schematic diagram showing the process of following FIG. 27A. It is a block diagram showing an example of a semiconductor device concerning modification 2 of this indication. It is a block diagram showing other examples of a semiconductor device concerning modification 2 of this indication.
- FIG. 29 is a cross-sectional view illustrating an example of a configuration of the semiconductor device illustrated in FIGS. 28A and 28B.
- 30 is a cross-sectional view illustrating a structure of a transistor 620 illustrated in FIG. 29.
- FIG. It is a block diagram showing an example of a semiconductor device concerning modification 3 of this indication. It is a block diagram showing other examples of a semiconductor device concerning modification 3 of this indication.
- FIG. 32 is a cross-sectional view illustrating an example of a configuration of a semiconductor device illustrated in FIG. 31.
- First embodiment a semiconductor device having a logic circuit and an analog circuit for communication on a first substrate
- Second embodiment semiconductor device having an analog circuit constituting a sensor on a second substrate
- Third embodiment semiconductor device having a memory element on a second substrate
- Fourth Embodiment semiconductor device having interface physical circuit on second substrate and digital controller circuit on first substrate
- Fifth embodiment semiconductor device having a three-layer structure
- Modification 1 semiconductor device in which the first substrate and the second substrate are electrically connected by TSV
- Sixth embodiment semiconductor device having a functional element on the back surface of the second substrate 8).
- Modification 2 semiconductor device having a three-layer structure
- Modification 3 example in which a first substrate having a logic circuit is stacked on a second substrate having an analog circuit
- FIG. 1 illustrates a schematic configuration of a stacked body (laminated body 1) according to the first embodiment of the present disclosure.
- the stacked body 1 constitutes a semiconductor device, and is formed by stacking a plurality of substrates (here, the first substrate 100 and the second substrate 200) that are electrically connected to each other.
- the stacked body 1 is provided with a plurality of transistors having different driving voltages, and these constitute an analog circuit (for example, an I / O circuit 210) and a digital circuit (for example, a logic circuit 110).
- the stacked body 1 of the present embodiment has a configuration in which a transistor driven at the lowest voltage among a plurality of transistors having different driving voltages is formed only on one substrate (here, the first substrate 100).
- the first substrate 100 is provided with a transistor driven at the lowest voltage among the plurality of transistors provided in the stacked body 1, and a circuit including the transistor with the lowest drive voltage is provided. It is installed.
- This circuit is, for example, a logic circuit (logic circuit 110).
- the logic circuit 110 is driven with a relatively low voltage among a plurality of transistors included in the stacked body 1 in addition to the transistor with the lowest driving voltage.
- a transistor in other words, a transistor other than a transistor driven at the highest voltage may be provided.
- the transistor driven at a relatively low voltage is, for example, a transistor of 20 nm generation or less, and more preferably a transistor of 14 nm generation or later.
- the “nm generation” initially refers to the minimum size of a difficult part such as a gate length, but now it does not indicate the size of a specific part, and is about 0. It gets smaller with 7 times.
- the transistor provided on the first substrate 100 will be described in detail later.
- a transistor using a high dielectric constant film / metal gate (High-K / Metal Gate) technology and a transistor having a three-dimensional structure are used.
- the three-dimensional transistor include a fin field effect transistor (Fin-FET), a Tri-Gate transistor, a nanowire (Nano-Wire) transistor, an FD-SOI transistor, and a T-FET.
- these transistors can use inorganic semiconductors such as Ge, and compound semiconductors such as III-V semiconductors and II-VI semiconductors, for example.
- InGaAs, InGaSb, SiGe, GaAsSb, InAs, InSb, InGanZnO (IGZO), MoS 2 , WS 2 , BoronNitride, and Silicone Germany are listed.
- IGZO InGanZnO
- MoS 2 , WS 2 , BoronNitride, and Silicone Germany are listed.
- a graphene transistor using graphene can be given.
- the second substrate 200 is provided with a transistor driven at the highest voltage among the plurality of transistors provided in the stacked body 1, specifically, a planar type transistor generally using a Si substrate.
- a circuit including a transistor having the highest driving voltage is mounted.
- This circuit is, for example, an analog circuit, such as an input / output (I / O) circuit 210 and various analog circuits 220 and 230.
- I / O circuit 210 and analog circuits 220 and 230 are provided with transistors other than the transistor driven at the lowest voltage among the plurality of transistors included in the stacked body 1 in addition to the transistor with the highest drive voltage. May be.
- the transistor mounted on the second substrate 200 is preferably, for example, a transistor of the 20 nm generation or more, and more preferably a transistor of the 20 nm generation or earlier.
- FIG. 2A is a block diagram illustrating a configuration of a semiconductor device (semiconductor device 2A) as the first embodiment of the present disclosure.
- the semiconductor device 2A is equipped with a communication platform that is applied to various frequency bands from a short distance to a long distance.
- the logic circuit 110 and the baseband data processing unit 120 are mounted on the first substrate 100, and the I / O
- the O circuit 210 as an analog circuit, for example, an RF front end unit 220A having a transmission / reception switch and a power amplifier and an RF-IC unit 230A having a low noise amplifier and a transmission / reception mixer are mounted.
- the second substrate 200 may be provided with a circuit that constitutes a signal processing unit such as an ADC and a DAC and a switch processing unit that switches each frequency band.
- FIG. 3 shows a cross-sectional configuration of the semiconductor device 2A shown in FIG. 2A.
- a transistor constituting the I / O circuit 210, the RF front end unit 220A, and the RF-IC unit 230A a transistor having a Si planar structure (a Si planar type transistor 20) is used as the logic circuit 110 and the data processing unit.
- a transistor 70 having a Fin-FET structure is provided on the second substrate 200 and the first substrate 100 as the transistors constituting the transistor 120.
- the second substrate 200 is obtained by, for example, laminating a multilayer wiring forming part 40 and a surface wiring forming part 50 in this order on the main surface (front surface) of the semiconductor substrate 10.
- a Si / planar transistor 20 is provided in the vicinity of the main surface 10A of the semiconductor substrate 10, and a conductive layer 61 and a pad (metal film 62) are provided on the back surface 10B of the semiconductor substrate 10 via an insulating layer 60.
- ing. 2A illustrates the case where three transistors 20 are provided, the number of transistors 20 provided on the semiconductor substrate 10 is not particularly limited. One may be sufficient and two or more may be sufficient. Further, a transistor other than the Si / planar transistor may be provided.
- the semiconductor substrate 10 is provided with an element isolation layer 11 formed by STI (Shallow Trench Isolation), for example.
- Isolation layer 11 is, for example, an insulating film made of silicon oxide film (SiO 2), one surface thereof is exposed on the main surface 10A of the semiconductor substrate 10.
- the semiconductor substrate 10 has a stacked structure of a first semiconductor layer 10S1 (hereinafter referred to as a semiconductor layer 10S1) and a second semiconductor layer 10S2 (hereinafter referred to as a semiconductor layer 10S2).
- the semiconductor layer 10S1 is formed, for example, by forming a channel region that forms part of the transistor 20 and a pair of diffusion layers 22 (described later) on single crystal silicon.
- the semiconductor layer 10S2 has a polarity different from that of the semiconductor layer 10S1, and is formed so as to cover both the semiconductor layer 10S1 and the element isolation layer 11.
- the semiconductor layer 10S2 is made of, for example, single crystal silicon.
- the front surface of the semiconductor layer 10S2, that is, the back surface 10B of the semiconductor substrate 10 is covered with an insulating layer 60.
- the semiconductor layer 10S2 has an opening 10K, and the opening 10K is filled with an insulating layer 60.
- a contact plug P 1 extending so as to pass through a portion where the insulating layer 60 and the element isolation layer 11 are connected to each other is provided in the opening 10K portion, for example.
- the contact plug P 1 is made of a material mainly composed of a low resistance metal such as Cu (copper), W (tungsten), or aluminum (Al).
- a barrier metal layer made of a simple substance of Ti (titanium) or Ta (tantalum) or an alloy thereof may be provided around the low-resistance metal.
- the contact plug P 1 is covered with an insulating layer 60 and is electrically separated from the semiconductor substrate 10 (semiconductor layer 10S).
- the transistor 20 is a Si / planar transistor, and includes, for example, a gate electrode 21 and a pair of diffusion layers 22 (22S, 22D) serving as a source region and a drain region, as shown in FIG. .
- the gate electrode 21 is provided on the main surface 10 ⁇ / b> A of the semiconductor substrate 10. However, a gate insulating film 23 made of a silicon oxide film or the like is provided between the gate electrode 21 and the semiconductor substrate 10. Note that the gate insulating film 23 is thicker than a transistor having a three-dimensional structure such as a Fin-FET described later. On the side surface of the gate electrode 21, a sidewall 24 made of a laminated film of, for example, a silicon oxide film 24A and a silicon nitride film 24B is provided.
- the pair of diffusion layers 22 are formed, for example, by diffusing impurities in silicon, and constitute the semiconductor layer 10S1.
- the pair of diffusion layers 22 includes a diffusion layer 22S corresponding to the source region and a diffusion layer 22D corresponding to the drain region, which sandwich the channel region facing the gate electrode 21 in the semiconductor layer 10S1. Is provided.
- Part of the diffusion layer 22 (22S, 22D) is provided with a silicide region 25 (25S, 25D) made of a metal silicide such as NiSi (nickel silicide) or CoSi (cobalt silicide).
- the silicide region 25 reduces the contact resistance between connection portions 28A to 28C, which will be described later, and the diffusion layer 22.
- One surface of the silicide region 25 is exposed to the main surface 10A of the semiconductor substrate 10, but the opposite surface is covered with the semiconductor layer 10S2. Further, each of the diffusion layer 22 and the silicide region 25 is thinner than the element isolation layer 11.
- a metal film M ⁇ b> 1 is embedded in the interlayer insulating film 27.
- Connection portions 28A to 28D are provided so as to penetrate the interlayer insulating films 26 and 27.
- the silicide region 25D of the diffusion layer 22D serving as the drain region and the silicide region 25S of the diffusion layer 22S serving as the source region are connected to the metal film M1 of the wiring 40A described later via the connection portion 28B and the connection portion 28C, respectively. ing.
- the contact plug P 1 penetrates the interlayer insulating films 26 and 27 and is in contact with, for example, the selection line SL at the lower end thereof.
- the contact plug P 1 extends so as to penetrate all of the insulating layer 60, the element isolation layer 11, the interlayer insulating film 26, and the interlayer insulating film 27.
- the contact plug P 1 has, for example, a truncated pyramid shape or a truncated cone shape.
- the area occupied by the contact plug P 1 increases from the main surface 10A toward the back surface 10B (ie, from the lower end toward the upper end). It has become.
- wirings 40A and 40B are provided in an interlayer insulating film 41, an interlayer insulating film 42, an interlayer insulating film 43, and an interlayer insulating film 44 that are stacked in order from the side closer to the transistor 20.
- Each of the wirings 40A and 40B has a structure in which a metal film M1, a metal film M2, a metal film M3, a metal film M4, and a metal film M5 are stacked.
- the metal film M1, the metal film M2, the metal film M3, the metal film M4, and the metal film M5 are the interlayer insulating film 27, the interlayer insulating film 41, the interlayer insulating film 42, the interlayer insulating film 43, and the interlayer insulating film 44, respectively. It is buried in. Further, the metal film M1 and the metal film M2 are connected by a via V1 penetrating the interlayer insulating film 41. Similarly, the metal film M2 and the metal film M3 are connected by a via V2 penetrating the interlayer insulating film. The metal film M3 and the metal film M4 are connected by a via V3 penetrating the interlayer insulating film 43.
- the metal film M4 and the metal film M5 are connected by a via V4 penetrating the interlayer insulating film 44.
- the wiring 40A is connected to the diffusion layer 22 that is the drain region and the source region via the connection portion 28B and the connection portion 28C that are in contact with the metal film M1, respectively.
- the configuration of the multilayer wiring forming unit 40 shown in FIG. 2A is an example, and the present invention is not limited to this.
- a surface wiring forming portion 50 that is surface-bonded to the first substrate 100 is provided.
- a metal film 52 formed of, for example, copper (Cu) is embedded on the surface of the insulating film 51, and the metal film 52 is formed by multilayer wiring via vias V5 penetrating the insulating film 51. It is connected to the metal film M5 of the formation part 40.
- the insulating layer 60 is provided so as to cover the semiconductor substrate 10.
- the insulating layer 60 has, for example, a multilayer structure, for example, a High-K (high dielectric constant) film that can be formed at a low temperature, an SiO 2 film, and a material having a relative dielectric constant lower than SiO 2 (Low-K) And are stacked.
- High-K (high dielectric constant) films that can be formed at low temperature include, for example, Hf oxide, Al 2 O 3 , Ru (ruthenium) oxide, Ta oxide, Al, Ru, Ta, or an oxide containing Hf and Si.
- a conductive layer 61 is provided on the surface 60S of the insulating layer 60 (that is, the surface opposite to the semiconductor substrate 10). Conductive layer 61, as well is in contact with the upper end of the contact plug P 1, (the metal film 62) pad for external connection in the opposite surface is in contact.
- a fine back contact may be formed on the back surface 10B of the semiconductor substrate 10.
- the external connection electrode can be formed from anywhere and multi-pin connection can be realized. Further, formation of bumps and the like is facilitated, and this has an advantageous effect on the IR drop of the wiring.
- a protection circuit for protecting the second substrate 200 or a protection diode may be provided on the back surface 10B of the semiconductor substrate 10.
- the first substrate 100 is provided with a transistor 70 having a Fin-FET structure as a transistor constituting the logic circuit 110 and the data processing unit 120.
- the transistor 70 having the Fin-FET structure is made of, for example, Si and includes a fin 71A having a source region 71S and a drain region 71D, a gate insulating film 73, and a gate electrode 74. Has been.
- the fins 71A have a flat plate shape, and a plurality of fins 71A are erected on the semiconductor substrate 71 made of Si, for example.
- the plurality of fins 71A extend in the X direction, for example, and are aligned in the Y axis direction.
- an insulating film 72 made of, for example, SiO 2 and burying a part of the fin 71A is provided on the semiconductor substrate 71.
- the side surface and the upper surface of the fin 71A exposed from the insulating film 72 are covered with a gate insulating film 73 made of, for example, HfSiO, HfSiON, TaO, TaON, or the like.
- the gate electrode 74 extends so as to straddle the fin 71A in the Z direction intersecting with the extending direction (X direction) of the fin 71A.
- a channel region 71C is formed at an intersection with the gate electrode 74, and a source region 71S and a drain region 71D are formed at both ends sandwiching the channel region 71C.
- the cross-sectional structure of the transistor 70 illustrated in FIG. 3 represents a cross section taken along a line II in FIG.
- wirings 80A and 80B are provided in an interlayer insulating film 81, an interlayer insulating film 82, an interlayer insulating film 83, and an interlayer insulating film 84 that are stacked in order from the side closer to the transistor 70.
- Each of the wirings 80A and 80B has a structure in which a metal film M1 ', a metal film M2', a metal film M3 ', a metal film M4', and a metal film M5 'are stacked.
- the metal film M1 ′, the metal film M2 ′, the metal film M3 ′, the metal film M4 ′, and the metal film M5 ′ are respectively the interlayer insulating film 81, the interlayer insulating film 82, the interlayer insulating film 83, and the interlayer insulating film 84. It is buried in.
- the metal film M1 'and the metal film M2' are connected by a via V1 'that penetrates the interlayer insulating film 41.
- the metal film M ⁇ b> 2 ′ and the metal film M ⁇ b> 3 ′ are connected by a via V ⁇ b> 2 ′ that penetrates the interlayer insulating film 82.
- the metal film M3 'and the metal film M4' are connected by a via V3 'penetrating the interlayer insulating film 83.
- the metal film M 4 ′ and the metal film M 5 ′ are connected by a via V 4 ′ that penetrates the interlayer insulating film 84.
- the configuration of the multilayer wiring forming unit 80 shown in FIG. 2A is an example, and the present invention is not limited to this.
- a surface wiring forming portion 90 that is surface-bonded to the second substrate 200 is provided.
- a metal film 92 formed of, for example, copper (Cu) is embedded in the surface of the insulating film 91, and the metal film 92 is multilayered via vias V 5 ′ penetrating the insulating film 91. It is connected to the metal film M5 ′ of the wiring forming part 980.
- the first substrate 100 and the second substrate 200 are electrically connected by bonding (surface bonding) the plurality of metal films 52 and 92 embedded in the surface wiring forming portion 50 and the surface wiring forming portion 90 as described above.
- the metal films 52 and 92 may be made of, for example, aluminum (Al) or gold (Au) other than Cu, and are preferably formed using the same material as the wirings 40A, 40B, 80A and 80B. .
- bonding the first substrate 100 and the second substrate 200 together by surface bonding bonding with a fine pitch can be performed, and the degree of freedom of wiring routing is improved.
- more transistors can be arranged in a narrower region, so that high integration can be achieved.
- the transistor 70 is a transistor having a Fin-FET structure here, but is not limited to this, and may be a fully depleted transistor other than the Fin-FET.
- Examples of the fully depleted transistor include a Tri-Gate transistor 70A (FIG. 6), a Nano-Wire transistor 70B (FIG. 7), and an FD-SOI transistor 70C (FIG. 8).
- a transistor using a high dielectric constant film / metal gate (High-K / Metal Gate) technology or a Tunnel-FET (T-FET) 70D (FIG. 9) may be used.
- the transistor using the high dielectric constant film / metal gate technology is the same planar type transistor as the transistor 20, but using a high dielectric material for the gate insulating film and a low resistance metal for the gate electrode.
- An example of the high dielectric material is hafnium oxide. In the transistor having such a structure, gate leakage current can be reduced while thinning the gate insulating film.
- FIG. 6 schematically shows the configuration of the Tri-Gate transistor 70A. Similar to the Fin-FET structure transistor 70 shown in FIG. 4, the Tri-Gate transistor 70A is provided with a fin 71A made of Si extending in one direction and a gate electrode 74 substantially orthogonal to the fin 71A. A gate insulating film 73 is provided between the gate electrode 74 and the fin 71A in the same manner as the Fin-FET. The gate electrode 74 surrounds the left and right surfaces and the upper surface of the fin 71A, and each surface acts as a gate in the same manner as the Fin-FET.
- a channel region 71C is formed at an intersection with the gate electrode 74, and a source region 71S and a drain region 71D are formed at both ends sandwiching the channel region 71C.
- the difference from the Fin-FET is that in the Tri-Gate transistor 70A, the upper surface functions as a channel in addition to the side surface of the fin 71A.
- FIG. 7 schematically shows the configuration of the Nano-Wire transistor 70B.
- the Nano-Wire transistor 70B is a three-dimensional transistor, like the transistor 70 and the Tri-Gate transistor 70A.
- a silicon nanowire 75A through which a current flows is covered with a gate electrode 74, and a source region 75S and a drain region 75D are formed on both sides of the gate electrode 74 via a gate sidewall 76.
- the left and right side surfaces and the upper surface of the silicon nanowire 75A are covered with the gate electrode 74, thereby suppressing the occurrence of off-current.
- production of a leakage current is suppressed by making the diameter of the silicon nanowire 75A small.
- FIG. 8 shows a cross-sectional configuration of a fully depleted silicon-on-insulator (FD-SOI) transistor 70C.
- the FD-SOI transistor 70C has a planar transistor structure.
- an insulating layer 79 called a buried oxide film is provided between the semiconductor substrate 71 and the silicide layer 77 constituting the channel region 77C, the source region 77S, and the drain region 77D.
- the silicide layer 77 is very thin, for example, 10 nm or less, and does not require channel doping. Therefore, the FD-SOI transistor 70C can be made fully depleted.
- FIG. 9 shows a cross-sectional configuration of a tunnel field effect transistor (T-FET) 70D.
- the T-FET 70D also has a planar transistor structure, and is a transistor that performs on / off control using an interband tunneling phenomenon of electrons.
- one of the source region 77S and the drain region 77D is formed of a p-type conductive semiconductor and the other is formed of an n-type semiconductor.
- the logic circuit 110 and the data processing unit 120 are provided on the first substrate 100, and one RF front end unit 220A and one RF-IC unit 230A are provided on the second substrate 200 in addition to the I / O circuit 210.
- the example which carried each one was shown, it is not restricted to this.
- a plurality of types of RF front end units 220A1 to 220An and RF-IC units 230A1 to 230An are mounted on the second substrate 200. Also good.
- the first substrate 100 may have a semiconductor device, software, system, or the like that can be changed or automated as necessary, for example, like the semiconductor device 2B shown in FIG. 2B.
- a programmable circuit (programmable circuit) may be formed.
- the programmable circuit for example, an FPGA (Field-Programmable Gate Array) and a CPU (Central Processing Unit) are mounted.
- the circuit portion (for example, the LNA circuit 170) may be provided on the first substrate 100.
- a low noise amplifier (LNA) circuit included in the RF-IC unit 230A has improved characteristics (for example, a cutoff frequency and a maximum oscillation frequency) by using a three-dimensional transistor such as the transistor 70.
- the circuit that can be provided on the first substrate 100 is not limited to the LNA circuit 170. Even in a circuit generally called an analog circuit such as the RF-IC portion 230A, a circuit formed using a three-dimensional transistor such as the transistor 70 is preferably provided on the first substrate 100.
- a transistor that is driven at a relatively low voltage in the analog circuit is provided on the first substrate 100 side. Also good.
- the RF-IC unit 230A includes transistors that are driven at different voltage values, as shown in FIG. 10B, the transistors that are driven at a low voltage among the transistors that constitute the RF-IC unit 230A.
- a circuit portion configured from the above may be provided on the first substrate 100 (RF-IC unit 130).
- semiconductor integrated circuit devices such as smartphones are equipped with chips corresponding to various communication bands.
- a general semiconductor integrated circuit device semiconductor device 2A000
- chips I / O circuits 1110A to 1110D
- analog chips analog chips
- circuits 1130 and 1140 and a logic chip for data processing are mounted on one substrate (substrate 1100). For this reason, the mounting area tends to increase.
- these I / O circuits 1110A to 1110D and analog circuits 1130 and 1140 include transistors having a high drive voltage (for example, 3.3V to 1.8V).
- a transistor having a high driving voltage and a transistor that can be driven by a low voltage have different process technologies.
- a planar transistor is classified as a transistor having a high driving voltage, for example, a state-of-the-art transistor having a three-dimensional structure is classified as a transistor that can be driven at a low voltage.
- Fin-FET a type of state-of-the-art transistor with a three-dimensional structure, is difficult to achieve desired characteristics with simple changes such as changing the thickness of the gate insulating film of a planar transistor. Need to add many processes.
- some of the leading-edge transistors use new materials such as graphene, and there is a fundamental problem that cannot be formed from the same material as that of the planar transistor. As described above, it is very difficult to simultaneously form a transistor with a high driving voltage and a transistor that can be driven with a low voltage. If manufactured at the same time, the manufacturing process becomes very complicated, which further increases the manufacturing cost. It was the cause.
- the high breakdown voltage transistor circuit is used as the first chip among the plurality of transistors mounted on the semiconductor device.
- a method is conceivable in which a low breakdown voltage transistor circuit including a transistor having a lower breakdown voltage than that of the system circuit is separately mounted on the second chip.
- the mounting area is reduced, it is difficult to sufficiently eliminate the complexity of the manufacturing process and the increase in manufacturing cost.
- a transistor that can be driven at a low voltage and a transistor that has a high drive voltage are provided on different substrates. I made it. Specifically, the transistor 70 that is driven at the lowest voltage is formed only on the first substrate 100, and the transistor 20 having a high driving voltage, for example, having a Si / planar structure, is provided on the second substrate 200. . Thus, the transistor using the advanced process (here, transistor 70) and the transistor using the conventional manufacturing process (transistor 20) are formed on different substrates, and a transistor formation region using the advanced process is formed. Is reduced and the manufacturing process is simplified.
- the transistor 70 that is driven at the lowest voltage among the plurality of transistors mounted on the semiconductor device 2A and the drive voltage is higher than that of the transistor 70.
- the transistor 20 having the Si / planar structure is provided on a different substrate.
- the mounting area is reduced, and the transistor using the advanced process and the transistor using the conventional manufacturing process can be manufactured on different manufacturing lines. That is, the manufacturing process of the circuit board including the transistor is simplified, and the manufacturing cost can be reduced. Further, since the manufacturing process is simplified, the manufacturing yield can be improved.
- the communication platform applied to various frequency bands from a short distance to a long distance includes a first baseband data processing unit 120 configured by transistors that can be driven at a low voltage.
- An RF front end unit 220A having a transmission / reception switch and a power amplifier, an RF-IC unit 230A having a low noise amplifier and a transmission / reception mixer, and the like are separately mounted on the second substrate 200.
- Short-range communication standards include, for example, NFC, 1.2 GHz or 1.5 GHz GPS, 2.4 GHz or 5 GHz Wi-Fi, W-LAN (Bluetooth (registered trademark)) 2.45 G, 60 GHz, or 90 GHz or more. Examples include millimeter wave, 2G-3G, LTE, and 5G.
- Examples of long-range communication standards include Zigbee, Bluetooth, and WiMAX. As a result, the mounting area can be reduced.
- the analog circuit includes transistors having different driving voltages
- a circuit portion including a transistor driven by a low voltage among transistors having different driving voltages may be provided on the first substrate 100. .
- FIG. 12 illustrates a schematic configuration of the semiconductor device 3 according to the second embodiment of the present disclosure.
- an analog circuit having various sensor functions such as an image sensor, a temperature sensor, a gravity sensor, and a position sensor in addition to the I / O circuit 210 that is an analog circuit is provided on the second substrate 200.
- the sensor circuit 240 and the sensor circuit 250) are mounted.
- the analog circuit having the sensor function includes transistors with different driving voltages
- the transistors driven with a low voltage among the transistors with different driving voltages are used.
- the circuit portion may be provided on the first substrate 100 separately. As a result, it is possible to further reduce the mounting area of an analog circuit that generally tends to increase the mounting area.
- FIG. 13 illustrates a cross-sectional configuration of the semiconductor device 4 according to the third embodiment of the present disclosure.
- an analog circuit having a memory function may be mounted on the second substrate 200 in addition to the I / O circuit 210 that is an analog circuit.
- the memory element 30 is provided on the front surface of the semiconductor layer 10 ⁇ / b> S ⁇ b> 2, that is, the back surface 10 ⁇ / b> B of the semiconductor substrate 10 through three insulating layers 60 (60 a, 60 b, 60 c).
- the insulating layer 60a is, for example, a High-K (high dielectric constant) film that can be formed at a low temperature, that is, Hf oxide, Al 2 O 3 , Ru (ruthenium) oxide, Ta oxide, Al, Ru, Ta or It is made of an oxide containing Hf and Si, a nitride containing Al, Ru, Ta or Hf and Si, or an oxynitride containing Al, Ru, Ta or Hf and Si.
- the insulating layers 60b and 60c are made of, for example, SiO 2 .
- the insulating layer 60c is preferably made of a material (Low-K) having a relative dielectric constant lower than that of SiO 2 .
- Conductive layers 31 and 34 are provided on the surface 63S of the insulating layer 63 (that is, the surface opposite to the semiconductor substrate 10).
- the conductive layers 31 and 34 are in contact with the upper ends of the contact plugs P 1 and P 2 , respectively.
- a magnetoresistive element Magnetic Tunnel Junction; MTJ
- MTJ Magnetic Tunnel Junction
- a conductive layer 31 as a lower electrode, a memory unit 32, and a conductive layer 33 (also serving as a bit line BL) as an upper electrode are sequentially stacked.
- the conductive layer 31 is connected to the silicide region 25 via the contact plug P 1 , the selection line SL, and the connection portion 28B.
- a back surface interlayer film (insulating layer 63A) is provided around the storage unit 32 and the conductive layers 31, 33, and 34.
- the material of the insulating layer 63A include SiO 2 and Low-K (low dielectric constant) films.
- a columnar conductive layer 35 is provided on the conductive layer 34 and is also embedded in the insulating layer 63A.
- the conductive layer 33 and the conductive layer 35 are electrically connected by a conductive layer 36 that covers them in common.
- the periphery of the conductive layer 36 is filled with an insulating layer 63B.
- the storage unit 32 in the storage element 30 stores information by reversing the direction of magnetization of a storage layer to be described later by spin injection, for example, a spin injection magnetization reversal storage element (STT-MTJ; Spin Transfer Torque-Magnetic Tunnel). Junctions).
- STT-MTJ spin injection magnetization reversal storage element
- the STT-MTJ is promising as a non-volatile memory that replaces a volatile memory because it can perform high-speed writing and reading.
- the conductive layer 31 and the conductive layer 33 are made of a metal layer such as Cu, Ti, W, or Ru, for example.
- the conductive layer 31 and the conductive layer 33 are preferably composed of a metal other than the constituent material of the base layer 32A or the cap layer 32E described later, mainly Cu, Al, and W.
- the conductive layer 31 and the conductive layer 33 can also be configured by Ti, TiN (titanium nitride), Ta, TaN (tantalum nitride), W, Cu, Al, and a laminated structure thereof.
- FIG. 14 illustrates an example of the configuration of the storage unit 32.
- the storage unit 32 has a configuration in which, for example, a base layer 32A, a magnetization fixed layer 32B, an insulating layer 32C, and a storage layer 32D are provided in order from the side closer to the conductive layer 31. That is, the memory element 30 has a bottom pin structure having the magnetization fixed layer 32B, the insulating layer 32C, and the memory layer 32D in this order from the bottom to the top in the stacking direction.
- Information is stored by changing the direction of the magnetization M32D of the storage layer 32D having uniaxial anisotropy.
- Information “0” or “1” is defined by the relative angle (parallel or antiparallel) between the magnetization M32D of the storage layer 32D and the magnetization M32B of the magnetization fixed layer 32B.
- the base layer 32A and the cap layer 32E are made of a metal film such as Ta or Ru or a laminated film thereof.
- the magnetization fixed layer 32B is a reference layer used as a reference for storage information (magnetization direction) of the storage layer 32D, and is composed of a ferromagnetic material having a magnetic moment in which the direction of the magnetization M32B is fixed in the direction perpendicular to the film surface. Yes.
- the magnetization fixed layer 32B is made of, for example, Co—Fe—B.
- the direction of the magnetization M32B of the magnetization fixed layer 32B is not desirably changed by writing or reading, but it is not necessarily fixed in a specific direction. This is because the direction of the magnetization M32B of the magnetization fixed layer 32B may be made harder to move than the direction of the magnetization M32D of the storage layer 32D. For example, the magnetization fixed layer 32B may have a larger coercive force, a larger magnetic film thickness, or a larger magnetic damping constant than the storage layer 32D.
- an antiferromagnetic material such as PtMn or IrMn may be provided in contact with the magnetization fixed layer 32B.
- a nonmagnetic material such as Ru. Good.
- the insulating layer 32C is an intermediate layer that becomes a tunnel barrier layer (tunnel insulating layer), and is made of, for example, aluminum oxide or magnesium oxide (MgO). Among these, the insulating layer 32C is preferably made of magnesium oxide.
- the magnetoresistance change rate (MR ratio) can be increased, the efficiency of spin injection can be improved, and the current density for reversing the direction of the magnetization M32D of the storage layer 32D can be reduced.
- the memory layer 32D is made of a ferromagnetic material having a magnetic moment in which the direction of the magnetization M32D freely changes in the direction perpendicular to the film surface.
- the storage layer 32D is made of, for example, Co—Fe—B.
- FIG. 15 shows an example of the configuration of each layer of the storage unit 32 in more detail.
- the base layer 32A has, for example, a configuration in which a Ta layer having a thickness of 3 nm and a Ru film having a thickness of 25 nm are stacked in order from the side closer to the first electrode (conductive layer 31).
- the magnetization fixed layer 32B includes, for example, a Pt layer having a thickness of 5 nm, a Co layer having a thickness of 1.1 nm, a Ru layer having a thickness of 0.8 nm, and a Ru layer having a thickness of 1 nm in order from the side closer to the first electrode (conductive layer 31). (Co 20 Fe 80 ) 80 B 20 layers are stacked.
- the insulating layer 32C has a configuration in which, for example, an Mg layer having a thickness of 0.15 nm, an MgO layer having a thickness of 1 nm, and an Mg layer having a thickness of 0.15 nm are stacked in order from the side closer to the first electrode (conductive layer 31).
- the memory layer 32D has, for example, a thickness t of 1.2 to 1.7 nm, and is composed of a (Co 20 Fe 80 ) 80 B 20 layer.
- the cap layer 32E has, for example, a structure in which a Ta layer having a thickness of 1 nm, a Ru layer having a thickness of 5 nm, and a Ta layer having a thickness of 3 nm are stacked in order from the side closer to the first electrode (conductive layer 31). .
- the MTJ is described as an example of the memory element 30, but other non-volatile elements or volatile elements may be used.
- nonvolatile elements include resistance change elements such as ReRAM and FLASH
- volatile elements include DRAM and SRAM.
- an analog circuit having a memory function when an analog circuit having a memory function includes transistors with different driving voltages, the transistors driven with a low voltage among the transistors with different driving voltages are used.
- a circuit portion to be formed may be provided on the first substrate 100 side.
- the memory element 30 itself may be provided on the first substrate 100 side. As a result, it is possible to further reduce the mounting area of an analog circuit that generally tends to increase the mounting area.
- the present invention is not limited to this, and for example, the memory element 30 may be formed in the multilayer wiring forming portion 40.
- FIG. 16 illustrates a schematic configuration of a semiconductor device 4 according to the fifth embodiment of the present disclosure.
- various interfaces are mounted on the second substrate 200 as analog circuits.
- the interface standards include MIPI (Mobile Industry Processor Interface), USB (Universal Serial Bus), HDMI (High-Definition Multimedia Interface (registered trademark)), LVDS (Low voltage differential signaling), Thunderbolt, and the like.
- MIPI Mobile Industry Processor Interface
- USB Universal Serial Bus
- HDMI High-Definition Multimedia Interface (registered trademark)
- LVDS Low voltage differential signaling
- Thunderbolt Thunderbolt
- a circuit including transistors having different drive voltages is mounted in one platform, as described in the first embodiment, It is preferable to mount a circuit including a transistor having a low driving voltage on the first substrate 100.
- MIPI has a PHY part and a digital controller part as analog circuits.
- a digital controller part is composed of transistors that can be driven at a low voltage.
- the two substrates 200 are preferably mounted separately so as to provide a PHY portion.
- a circuit block including transistors that can be driven at a low voltage may be provided on the first substrate 100 side.
- the semiconductor device 6 is, for example, a stacked imaging device, and includes a first substrate 100 on which a logic circuit 110 is mounted, a second substrate on which various analog circuits are mounted, and a third substrate having a pixel portion 310. It has the structure made.
- the first substrate 100 in addition to a logic circuit formed of a transistor capable of low voltage driving such as a control circuit, the first substrate 100 is formed of a transistor capable of low voltage driving.
- the memory unit 150 including the non-volatile element described in the third embodiment is mounted.
- the second substrate 200 includes, for example, a circuit 270 having an image processing function, an ADC (Analog / digital / converter) circuit 280A for converting an analog signal output from a unit pixel provided in the pixel unit into a digital signal, and, for example, A circuit 280B having an external communication function such as Wi-Fi may be mounted.
- ADC Analog / digital / converter
- the nonvolatile element is not necessarily mounted on the first substrate 100, and a part of the nonvolatile element may be provided on the second substrate 200 as illustrated in FIG. 17B.
- the third substrate 300 is provided with a pixel unit 310.
- unit pixels are two-dimensionally arranged.
- photoelectric conversion elements and charges obtained by photoelectric conversion are supplied to an FD (floating diffusion) unit.
- a transfer transistor for transferring, a reset transistor for resetting the potential of the FD portion, an amplifying transistor for outputting a signal corresponding to the potential of the FD portion, and the like are provided.
- a transistor having a high driving voltage may be formed separately on the second substrate 200 and the third substrate 300.
- FIG. 18 illustrates an example of a cross-sectional configuration of the semiconductor device 6 (imaging device) illustrated in FIG. 17A, for example.
- This semiconductor device 6 is formed by laminating a back-illuminated photoelectric conversion element 50 ⁇ / b> X on a second substrate 200.
- the third substrate 300 having the conductive layers 36A and 36B made of Cu, for example, is formed on the uppermost layer of the second substrate 200 and the photoelectric conversion element 50X is formed on the lowermost layer. It has a layer 52D.
- the conductive layer 36B and the conductive layer 52D are connected portions 52A and 52B penetrating all or part of the photoelectric conversion element 50X in the thickness direction, and the photoelectric conversion element 50X.
- a conductive layer 52C located at the top of the conductive layer 53 and a conductive layer 53 located at the bottom of the photoelectric conversion element 50X.
- a planarization film 55, a color filter layer 56, and a microlens 57 are provided in this order.
- the analog circuit area tends to increase. Also, the memory capacity for temporarily storing image data tends to increase, and it is required to secure a mounting area.
- the logic circuit 110 including transistors that can be driven at a low voltage, and analog circuits (an analog circuit 270 having an image processing function and an ADC circuit 280) having transistors with a high driving voltage, are mounted separately on different substrates (the first substrate 100 and the second substrate 200), and a memory unit 130 composed of a transistor capable of low-voltage driving is mounted on the first substrate 100 as in the logic circuit.
- the mounting area of the analog circuit is reduced, and it is possible to secure the mounting area of a circuit having various other functions.
- connection portions 52A and 52B the present invention is not limited to this.
- the connection may be made by surface bonding between metal wirings.
- a programmable circuit is provided on the first substrate 100 as in the semiconductor device 2B in the first embodiment, as in the semiconductor devices 6C and 6D illustrated in FIGS. 19A and 19B. You may make it form. As a result, the operation of the imaging apparatus can be changed or automated as necessary.
- FIG. 20 shows a cross-sectional configuration of a semiconductor device (semiconductor device 7) as a modification of the first to fifth embodiments.
- the semiconductor device 7 is obtained by electrically connecting the first substrate 100 and the second substrate 200 via TSVs H1 and H2, and the semiconductor devices 2A to 5A described in the first to fifth embodiments. Can be electrically connected via TSV H1 and H2 as in this modification.
- the TSVs H1 and H2 are formed with a damascene structure, for example, and the side surfaces of the TSVs H1 and H2 are covered with an insulating film such as SiO 2 .
- the conductive layer 61 connected to the back surfaces of the TSVs H1 and H2 can be used as a power source, for example.
- the first substrate 100 and the second substrate 200 are electrically connected via the TSVs H1 and H2, so that the first substrate 100 and the second substrate can be more easily added to the effects of the above-described embodiment.
- stacked is produced.
- FIG. 21A illustrates an example of a schematic configuration of a semiconductor device (semiconductor device 8) according to the sixth embodiment of the present disclosure.
- FIG. 21B illustrates a cross-sectional configuration of the semiconductor device 8 illustrated in FIG. 21A.
- various analog circuits are configured on the first surface (surface S1) of the semiconductor substrate 10 (core substrate) configuring the second substrate 200.
- the transistor 20 has a configuration in which passive elements (for example, the capacitor 410A, the memory element 420, and the inductor 430) and the antenna 440 are provided on the second surface (surface S2).
- the passive element and the antenna 440 correspond to a specific example of the functional element of the present disclosure.
- the first surface (surface S1) of the semiconductor substrate 10 is a surface on the side of the bonding surface 50A with the first substrate 100
- the second surface (surface S2) is a surface facing the first surface.
- a shield structure (for example, the shield layer 501A, the shield layer 501A, and the like) is provided between the transistor 70 provided on the first substrate 100 and the functional element provided on the second substrate 200. 501B etc.). Further, the extraction electrode (external connection electrode 510A) is provided on the second surface S4 side facing the first surface S3 (the bonding surface side with the second substrate 200) of the semiconductor substrate 71 (core substrate) constituting the first substrate 100. Is provided.
- the second substrate 200 has a multilayer wiring formation portion 40 and a surface wiring formation portion 50 stacked in this order on the main surface (surface S1) of the semiconductor substrate 10. It is a thing. In the vicinity of the main surface 10 ⁇ / b> A of the semiconductor substrate 10, a Si / planar transistor 20 is provided. In the present embodiment, a passive element represented by a capacitor 210A, a storage element 420, and an inductor 430 and an antenna 440 are formed on the back surface (surface S2) of the semiconductor substrate 10 via insulating layers 60 and 63. .
- the capacitor 410A is, for example, a so-called MIM (Metal-Insulator-Metal) capacitor, and a metal film 411, an insulating film 412, and a metal film 413 are laminated on the insulating layer 60 in this order.
- the material of the metal films 411 and 413 include Ti and Ta-based materials, specifically, a metal material mainly containing Ti or Ta. Note that this metal material may contain nitrogen (N) and oxygen (O).
- a metal film used as a wiring such as copper (Cu), Al, or W may be provided on the metal films 411 and 413 (on the side opposite to the insulating film 412).
- the material of the insulating film 412 include metal oxides such as TaO 2 , HfO 2, and ZO 2 .
- the capacitor 410 actually has, for example, the configuration shown in FIG. That is, the capacitor 410 has a configuration in which the metal film 411, the insulating film 412, and the metal film 413 are stacked in this order on the insulating layer 60.
- the metal film 411 and the metal film 413 are formed on the back surface, respectively. It is electrically connected to the fine contact.
- the metal film 411 penetrates the insulating layer 63A, the insulating layer 60, the semiconductor substrate 10, and the interlayer insulating films 26 and 27, and is a contact that electrically connects the metal film M1 and the conductive layer 64. It is electrically connected to the plug P 5.
- Metal film 413 for example, the insulating layer 63A, the insulating layer 60, as well as through the semiconductor substrate 10 and the interlayer insulating films 26 and 27, electrically the contact plug P 4 for electrically connecting the metal film M1 and the conductive layer 64 Connected.
- An insulating layer 63A is provided around the insulating film 412 and around the metal films 411 and 413. Further, a conductive layer 64 is provided on the metal film 413 and is also embedded in the insulating layer 63A.
- the memory element 420 has a configuration similar to that of the memory element 30 (magnetoresistance element) described in the third embodiment, for example, and includes a conductive layer 421 as a lower electrode provided on the conductive layer 64 and a memory unit. 422 and a conductive layer 423 as an upper electrode are stacked in this order.
- the conductive layer 421 is similar to the embodiment of the conductive layer 64 and contact plugs P 2 and the third, is connected to the silicide regions 25 via the select line SL and the connecting portion 28B.
- An insulating layer 63B is provided around the memory portion 422 and the conductive layers 421 and 423.
- a conductive layer 65 is provided over the conductive layer 423 and is also embedded in the insulating layer 63B.
- An inductor 430 is provided on the insulating layer 63B.
- the inductor 430 has, for example, a coil shape in which a Cu wire is wound, and is embedded in the insulating layer 63C here.
- An antenna 440 is disposed on the insulating layer 63C.
- the antenna 440 is appropriately electrically connected to a transmission / reception switch provided in, for example, an RF front end unit (for example, the RF front end unit 220A illustrated in FIG. 2A).
- the type of the antenna 440 is not particularly limited, and examples thereof include a linear antenna such as a monopole antenna and a dipole antenna, and a planar antenna such as a microstrip antenna in which a Low-K film is sandwiched between metal films.
- the antenna 440 may be comprised from several antenna 440A, 440B ..., for example, as shown in FIG. A plurality of antenna antennas 440A, 440B,...
- An insulating layer 63D is provided around the antenna 440. Note that the antenna 440 is preferably provided at a position that constitutes the analog circuit for communication, for example, facing the RF front end portion 220A.
- the transistor is disposed on the front surface (surface S1) side of the semiconductor substrate 10, and the passive elements such as the capacitor 410, the storage element 420, and the inductor 430, and the functional elements that are difficult to be downsized such as the antenna 440 are disposed on the back surface of the semiconductor substrate 10.
- the passive elements such as the capacitor 410, the storage element 420, and the inductor 430, and the functional elements that are difficult to be downsized such as the antenna 440 are disposed on the back surface of the semiconductor substrate 10.
- the passive element and the antenna 440 are formed on a different surface from the transistor 20 constituting the circuit, the degree of freedom of design is improved, and the passive element and the antenna 440 are formed using a film thickness, size, or material suitable for each. It becomes possible. Therefore, the element characteristics of the passive element and the antenna 440 can be improved.
- the strength of the signal received by the RF front end unit 220A depends on the distance to the antenna. For this reason, when the antennas are arranged apart from each other, the signal strength may be attenuated and desired signal processing may not be performed. In particular, the effect is greater at higher frequencies. Therefore, by providing the antenna 440 on the back surface (surface S2) side of the semiconductor substrate 10 as in the present embodiment, it is possible to arrange and connect the antenna 440 and the RF front end portion 220A at the shortest distance. It becomes.
- the passive circuit and the analog circuit corresponding to the antenna 440 can be electrically connected to each other by a fine back contact.
- the various circuits mounted on the second substrate 200 can be arranged at the single circuit level.
- the transistor 20 provided in the vicinity of the main surface of the semiconductor substrate 10 or the transistor 70 provided in the first substrate 100 generates electromagnetic noise. May be affected.
- a shield structure such as a shield layer (for example, shield layers 501A and 501B) described below.
- the position where the shield layer is formed is, for example, between the first substrate 100 and the second substrate 200 (for example, between the metal film M4 and the metal film 52 (shield layers 501A and 501B)), and opposed to the inductor 430.
- Examples include a region (shield layer 502) and a region facing the antenna 440 (shield layer 503).
- the material of the shield layers 501A, 501B, 502, and 503, for example, it is preferable to use a magnetic material having a very small magnetic anisotropy and a large initial permeability, such as a permalloy material.
- the shield layers 501A, 501B, 502, and 503 may be formed as solid films, but slits may be appropriately formed in the layers. Specifically, for example, the shapes shown in FIGS. 24A to 24C can be mentioned.
- the influence of electromagnetic noise can be reduced by forming a shield pattern structure or an uneven structure on the substrate.
- the concavo-convex structure is preferably provided on the back surface S2 of the semiconductor substrate 10, for example.
- the shape of the unevenness is not particularly limited, but it is preferable to provide a step of, for example, 10 nm to 300 nm.
- the shield layers 501A, 501B, 502, and 503 are not shown, but are electrically connected to any wiring.
- the first substrate 100 is configured with an electrode outlet that is electrically connected to the outside.
- the external connection electrode 510A may be provided on the back surface (surface S4) side of the semiconductor substrate 71 to be processed.
- the external connection electrode 510 ⁇ / b> A is a conductive layer 75 provided on the semiconductor substrate 71 via an insulating layer 78.
- the conductive layer 75 has a configuration in which, for example, a conductive layer 79A formed of Cu and a conductive layer 79B formed of Al are stacked in this order.
- Conductive layer 75, for example via the contact plug P 3, are electrically connected to the metal film M1 '.
- An insulating layer 79 is provided around the conductive layer 75.
- an electrode lead-out port can be configured from anywhere and a multi-pin connection can be realized.
- the formation of the bumps 511 and the like is facilitated, and this has an advantageous effect on the IR drop of the wiring.
- the electrode outlet is not limited to the back surface S4 of the semiconductor substrate 71 on the first substrate 100 side, but by exposing a metal layer serving as an electrode on the side surface of the second substrate 200, as exemplified by the capacitor 410A. It can be formed (external connection electrode 510B).
- the contact plugs P 3 and P 4 are made of a material mainly composed of a low resistance metal such as Cu, W, or aluminum, for example, like the contact plugs P 1 and P 2 . Moreover, it is good also as what provided the barrier metal layer which consists of a single substance of Ti or Ta, those alloys, etc. around those low resistance metals.
- the periphery of the contact plugs P 3 to P 4 is covered with an insulating layer (for example, the insulating layer 76), and is electrically isolated from the periphery.
- Examples of the material of the insulating layers 63A, 63B, 64C, and 63D constituting the insulating layer 63 include SiO 2 , Low-K (low dielectric constant) film, and High-K (high dielectric constant) film. A (low dielectric constant) film is desirable.
- Examples of the material of the insulating layers 78, 78A, and 79 include SiO 2 , SiN, SiON, and Low-K (low dielectric constant). Of these, the insulating layer 78 is preferably formed using SiO 2 , and the insulating layer 79 may be formed using any of the above materials.
- the semiconductor device 9 of the present embodiment can be manufactured, for example, according to the flowchart shown in FIG. The manufacturing process will be described below with reference to FIGS. 26A to 27B.
- substrate 200 (B) are manufactured (step S101a, S101b).
- the second substrate 200 is turned upside down to join the bonding surface 50A of the second substrate 200 and the bonding surface 90A of the first substrate 100 (step S102).
- the semiconductor substrate 10S 2 of the second substrate 200 is thinned (step S103).
- the semiconductor substrate 71 of the first substrate 100 may also be thinned to a thickness of, for example, several ⁇ m.
- the first substrate 100 is stacked on the second substrate 200, and a functional element such as the antenna 440 and a nonvolatile element such as the storage element 420 are provided on the back surface of the first substrate 100.
- a functional element such as the antenna 440 and a nonvolatile element such as the storage element 420 are provided on the back surface of the first substrate 100.
- the external connection electrode 510A is formed on the back surface S4 side of the first substrate 100 (step S104).
- the insulating layer 60 on the semiconductor substrate 10S 2 obtained by thinning, capacitor 410A, the storage device 420 are sequentially formed an inductor 430 and an antenna 440, etc. (step S105). Thereby, the semiconductor device 9 shown in FIG. 21 is completed.
- passive elements such as the capacitor 410A, the memory element 420, and the inductor 430 that are difficult to reduce in size are provided on the back surface S2 side of the semiconductor substrate 10 constituting the second substrate 200.
- the mounting area of the second substrate 200 provided with the analog circuit can be reduced without increasing the number of steps.
- the antenna 440 is provided on the back surface S2 side of the semiconductor substrate 10, the distance from the communication circuit is reduced, and signal attenuation can be suppressed. Therefore, the reliability of signal processing is improved. There is an effect that it becomes possible.
- FIG. 28A is a block diagram showing an example of a schematic configuration of a semiconductor device (semiconductor device 9A) as a modification of the semiconductor device (for example, semiconductor device 2A) of the first embodiment.
- FIG. 29 illustrates an example of a specific cross-sectional configuration of the semiconductor device 9A.
- a silicon (Si) substrate is generally used as a core substrate.
- a compound-based semiconductor substrate may be used.
- the I / O circuit 210, the RF front end unit 220A, and the RF-IC unit 230A mounted on the second substrate 200 the I / O circuit 210 and the RF-IC unit 230A are formed on the Si substrate.
- the front end portion 220A may be provided on a gallium nitride (GaN) substrate, for example. In such a case, as shown in FIG.
- an I / O circuit is formed by using, as the third substrate 600, an RF front end portion 220A configured using a substrate made of a different material, here a GaN substrate. 210 and the RF-IC unit 230A may be stacked on the second substrate 200. In the present modification, a GaN substrate is used for the semiconductor substrate 10 in the third substrate 600.
- the first substrate 100 and the second substrate 200 are joined via the surface wiring forming portions 50 and 90, respectively.
- the first substrate 100 is provided with, for example, a Fin-FET type transistor 70 as shown in FIG. 5 on the main surface (surface S3) of the semiconductor substrate 71, and the back surface (surface S4) side of the semiconductor substrate 71. Is provided with an external connection electrode 510A.
- the second substrate 200 is provided with the Si / planar transistor 20 in the vicinity of the main surface (surface S ⁇ b> 1) 10 ⁇ / b> A of the semiconductor substrate 10.
- a capacitor 210A, a storage element 420, and an inductor 430 are formed on the back surface (surface S2) of the semiconductor substrate 10 via insulating layers 60 and 63.
- a metal film 62 constituting a surface wiring forming portion is formed via an insulating layer 63 (63A to 63C).
- FIG. 30 illustrates a cross-sectional structure of the transistor 620.
- the transistor 620 is, for example, a high electron mobility transistor (HEMT).
- the HEMT is a transistor that controls a two-dimensional electron gas (channel region 620C) formed at a heterojunction interface made of a different semiconductor by a field effect.
- an AlGaN layer 612 (or AlInN layer) is provided, thereby forming an AlGaN / GaN heterostructure.
- a gate electrode 621 is provided on the AlGaN layer 612 with a gate insulating film 622 interposed therebetween.
- a source electrode 623S and a drain electrode 623D are provided with a gate electrode 621 interposed therebetween.
- n-type regions 612 are provided, respectively.
- An element isolation layer 613 is provided between the transistors 620.
- An interlayer insulating film 614 is formed around the gate electrode 621, the source electrode 623S, and the drain electrode 623D, and a metal film M1 ′′ and a metal film M2 ′′ are sequentially formed on the interlayer insulating film 614 from the side closer to the transistor 620.
- a multilayer wiring forming portion having a structure in which are stacked.
- the metal film M1 ′′ and the metal film M2 ′′ are embedded in the interlayer insulating film 615, and the metal film M1 ′′ and the metal film M2 ′′ are connected by a via V1 ′′ penetrating the interlayer insulating film 615.
- a surface wiring forming portion 650 that is surface-bonded to the metal film 62 of the second substrate 200 is provided.
- the surface wiring forming portion 650 is formed on the surface of the insulating film 651 by, for example, copper (Cu ) Is buried, and the metal film 652 is connected to the metal film M2 ′′ via a via V2 ′′ penetrating the insulating film 651.
- a Si substrate 611 as a base substrate is provided on the back surface (surface S6) of the GaN substrate 610.
- a shield layer 503 is provided on the Si substrate 611 via an insulating layer 663A, and an antenna 440 is provided on the shield layer 503 via an insulating layer 663B.
- An insulating layer 663C is provided around the antenna 440.
- the Si substrate 611 may be thinned or removed by grinding in the manufacturing process of the semiconductor device 9A, and the insulating layer 663A may be directly stacked on the GaN substrate 610. By thinning or removing the Si substrate 611, the parasitic capacitance of the Si substrate 611 is reduced, and the responsiveness of various circuits mounted on the third substrate 600 is improved.
- a compound semiconductor substrate for example, a GaN substrate is used as the substrate and an amplifier circuit including an amplifier is provided on the GaN substrate, for example, Si Since distortion is suppressed as compared with the substrate, the operation bandwidth can be widened. For example, when a switch element is provided, the response to high frequencies is improved.
- 29 illustrates an example in which the capacitor 210A, the storage element 420, and the inductor 430 are provided on the back surface S2 side of the second substrate 200, but not limited thereto, the antenna 440 and the back surface S6 side of the third substrate 600 are provided. You may make it provide in.
- the antenna 440 is appropriately electrically connected to a transmission / reception switch provided in, for example, the RF front end unit (for example, the RF front end unit 220A illustrated in FIG. 2A), as in the sixth embodiment. It is connected to the.
- the shield layers 502 and 503 are also electrically connected to one of the wirings.
- a circuit (for example, an LNA circuit or a transmission / reception mixer) mounted on the RF-IC unit 230A is configured by a transistor having a low driving voltage, such as a fin field effect transistor.
- the LNA circuit 170 may be provided on the first substrate 100 as in FIG. 2C.
- a circuit (for example, an LNA circuit or a transmission / reception mixer) mounted on the RF-IC unit 230A or a circuit (for example, a transmission / reception switch or a power amplifier) mounted on the RF front end unit 220A is used, for example, HEMT May be provided on the third substrate 600.
- FIG. 31A is a block diagram showing an example of a schematic configuration of a semiconductor device (semiconductor device 2D) as a modified example of the first to sixth embodiments and modified examples 1 and 2.
- the semiconductor devices 2A to 9 on which the second substrate 200 on which the transistor driven at the highest voltage is mounted are mounted on the first substrate 100 on which the transistor driven at the lowest voltage is mounted.
- the stacking order of the first substrate 100 and the second substrate 200 may be reversed.
- the laminated body shown in FIG. 1 will be described as an example.
- the logic circuit 110 is mounted on the second substrate 200 on which the I / O circuit 210 and the analog circuits 220 and 230 are mounted.
- the first substrate 100 may be stacked.
- FIG. 32 illustrates an example of a specific cross-sectional configuration of the semiconductor device 2D or the semiconductor device 2E.
- the first substrate 100 when provided on the second substrate 200, the back surface S 4 of the semiconductor substrate 71 of the first substrate 100 may be provided with the functional device and nonvolatile memory device and the like.
- FIG. 32 shows an example in which an antenna 440 is provided as an example of a functional element on the back surface S 4 side of the first substrate 100.
- an antenna 440 is provided as an example of a functional element on the back surface S 4 side of the first substrate 100.
- shielding structure e.g., shield layer 503
- the shield layer 503 provided on the back surface S 4 of the semiconductor substrate 71 is embedded in the insulating layer 63E, On the insulating layer 63E, an antenna 440 is disposed. An insulating layer 63F is provided around the antenna 440.
- the insulating layer 63E and the insulating layer 63F are made of SiO 2 , Low-K (low dielectric constant) film, High-K (high dielectric constant) film, etc., like the insulating layer 63 of the sixth embodiment. A low-K (low dielectric constant) film is preferable.
- a circuit for example, an LNA circuit or a transmission / reception mixer mounted on the RF-IC unit 230A is driven like a fin field effect transistor.
- the LNA circuit 170 may be provided on the first substrate 100 as in the semiconductor device 2E illustrated in FIG. 31B.
- a circuit for example, an LNA circuit or a transmission / reception mixer mounted on the RF-IC unit 230A or a circuit (for example, a transmission / reception switch or a power amplifier) mounted on the RF front end unit 220A is used, for example, HEMT. May be provided on the third substrate 600.
- the LNA circuit 170 when the LNA circuit 170 is mounted on the first substrate 100 and the power amplifier is mounted on the third substrate 600, for example, when considering data exchange, the LNA circuit 170 and the power amplifier are positioned as close as possible. It is preferable to arrange. In such a case, as in the present modification, the LNA circuit 170 and the power amplifier are placed close to each other by arranging the first substrate 100 on the upper side and the second substrate 200 on the lower side. It becomes possible to arrange.
- the present disclosure has been described above with reference to the first to sixth embodiments and the first to third modifications.
- the present disclosure is not limited to the above-described embodiments and the like, and various modifications are possible.
- the semiconductor devices 2A to 7A in which the logic circuit is mounted on one substrate (first substrate 100) are shown.
- the present invention is not limited to this, and the semiconductor device may be composed of a plurality of substrates.
- the circuit including the transistor with the lowest driving voltage may be formed on another substrate other than the first substrate 100. At this time, the other substrate does not include a transistor driven at the highest voltage among the plurality of transistors constituting the semiconductor devices 2A to 7.
- the semiconductor devices 2A to 5A having two layers of the first substrate 100 and the second substrate 200 are exemplified.
- a three-layer structure is used.
- the semiconductor device may have a structure in which a plurality of layers are stacked.
- the configurations of the transistors 20 and 70 and the memory element 30 have been specifically described. However, it is not necessary to include all the components, and other components may be further included. Good.
- the semiconductor device of the present disclosure may include, for example, a circuit having a power supply function and a circuit having an audio function in addition to the circuits described in the first to sixth embodiments. Is mounted on the second substrate 200, for example.
- this technique can take the following structures.
- a plurality of transistors A first substrate; A second substrate laminated with the first substrate and electrically connected to the first substrate; The first transistor driven by the first driving voltage having the lowest voltage among the plurality of transistors is provided only on the first substrate out of the first substrate and the second substrate.
- a laminated body forming the circuit 1.
- a second circuit including a second transistor driven by a second drive voltage higher than the first drive voltage among the plurality of transistors is formed. The laminated body as described in 1).
- Each of the first transistor and the second transistor has a gate electrode, a pair of source / drain electrodes, a semiconductor film forming a channel, and a gate insulating film provided between the gate electrode and the semiconductor film.
- the semiconductor layer of the first transistor is configured to include any one of silicon (Si), germanium (Ge), a compound semiconductor, and graphene, and any one of (1) to (4) The laminate described in 1.
- the first transistor is at least one of a transistor using a high dielectric constant film / metal gate (High-K / Metal Gate) technology, a fully depleted transistor, and a T-FET. ) To (6).
- (11) The laminate according to any one of (1) to (10), wherein an input / output circuit and a pad electrode connected to the outside are provided on the second substrate.
- (12) The laminate according to any one of (1) to (11), wherein one or more circuits having a communication function capable of transmitting and receiving a plurality of frequency bands are mounted on the second substrate.
- the circuit having a communication function capable of transmitting and receiving the plurality of frequency bands includes an RF front end unit including a transmission / reception switch and a power amplifier, and an RF-IC unit including a low noise amplifier and a transmission / reception mixer. Laminated body.
- the third circuit is provided on the first substrate.
- At least the circuit having the image sensor function, the circuit having the temperature sensor function, the circuit having the gravity sensor function, and the circuit having the position sensor function are mounted on the second substrate.
- the interface standard is MIPI
- the MIPI has a digital controller unit and a PHY unit
- the digital controller unit is mounted on the first substrate
- the PHY unit is mounted on the second substrate.
- the PHY section includes a third circuit including the second circuit and the third transistor, and the third circuit is provided on the first substrate.
- the laminated body in any one of 1) thru
- the second substrate includes a core substrate, wherein the second transistor is formed on the first surface side of the core substrate, and the functional element is formed on the second surface side facing the first surface.
- the laminate according to any one of (21) to (23) which has a shield structure between the first substrate and the functional element.
- the shield layer is provided between the first transistor provided on the first substrate and the second transistor provided on the second substrate, (25) The laminate described in 1.
- the second substrate has an insulating film between the core substrate and the functional element, The laminated body according to any one of (21) to (28), wherein the insulating film is formed of an insulating material having a K value lower than that of silicon oxide.
- the first substrate has a core substrate, has the first transistor on a first surface side of the core substrate, and the functional element and the nonvolatile element on a second surface side opposed to the first surface.
- (38) The laminated body according to any one of (1) to (37), wherein a circuit for I / O connection is mounted on the second substrate.
- (39) The laminate according to any one of (1) to (38), wherein a programmable circuit or element is mounted on the first substrate.
- (40) The laminate according to (39), wherein the programmable circuit includes a field-programmable gate array (FPGA) and a central processing unit (CPU).
- (41) The laminate according to any one of (1) to (21), wherein an extraction electrode is provided on a surface of the first substrate opposite to the surface facing the second substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Geometry (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Hall/Mr Elements (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
1.第1の実施の形態(第1基板にロジック回路、通信用のアナログ回路を有する半導体装置)
2.第2の実施の形態(第2基板にセンサを構成するアナログ回路を有する半導体装置)
3.第3の実施の形態(第2基板に記憶素子を有する半導体装置)
4.第4の実施の形態(第2基板にインターフェースの物理回路を、第1基板にデジタルコントローラ回路を有する半導体装置)
5.第5の実施の形態(3層構造を有する半導体装置)
6.変形例1(第1基板と第2基板とをTSVで電気的に接続した半導体装置)
7.第6の実施の形態(第2基板の裏面に機能素子を有する半導体装置)
8.変形例2(3層構造を有する半導体装置)
9.変形例3(アナログ回路を有する第2基板上にロジック回路を有する第1基板を積層した例)
(1-1.基本構成)
図1は、本開示の第1の実施の形態に係る積層体(積層体1)の概略構成を表したものである。積層体1は、半導体装置を構成するものであり、互いに電気的に接続された複数の基板(ここでは、第1基板100および第2基板200)が積層されてなるものである。積層体1には、駆動電圧の異なる複数のトランジスタが設けられており、これらは、アナログ回路(例えばI/O回路210)およびデジタル回路(例えばロジック回路110)を構成している。本実施の形態の積層体1は、駆動電圧の異なる複数のトランジスタのうち、最も低い電圧で駆動するトランジスタが1つの基板(ここでは、第1基板100)にのみ形成された構成を有する。
図2Aは、本開示の第1の実施の形態としての半導体装置(半導体装置2A)の構成を表すブロック図である。半導体装置2Aは、近距離から遠距離まで様々は周波数帯に適用した通信用のプラットフォームが搭載されたものである。互いに電気的に接続された第1基板100および第2基板200のうち、第1基板100にはロジック回路110およびベースバンド用のデータ処理部120が搭載され、第2基板200には、I/O回路210の他に、アナログ回路として、例えば送受信スイッチやパワーアンプを有するRFフロントエンド部220Aおよび低ノイズアンプや送受信ミキサを有するRF-IC部230Aが搭載されている。この他、第2基板200には、ADCおよびDAC等の信号処理部および各周波数帯を切り替えるスイッチ処理部等を構成する回路が設けられていてもよい。
前述したように、半導体装置回路は、ムーアのスケーリングルールに従って微細化および低電圧化が進められており、最近では、従来用いられてきたリソグラフィーの限界を超える微細な加工が必要となっている。特に、Fin-FET等に代表される3次元構造のトランジスタの製造には、従来のSi・プレーナ型トランジスタよりも、より微細な加工技術が必要であり、製造コストの増大の原因となっていた。
図12は、本開示の第2の実施の形態としての半導体装置3の概略構成を表したものである。本実施の形態の半導体装置2Aは、第2基板200に、アナログ回路であるI/O回路210の他に、イメージセンサ、温度センサ、重力センサおよび位置センサ等の各種センサ機能を有するアナログ回路(センサ回路240,センサ回路250)が搭載されたものである。
図13は、本開示の第3の実施の形態としての半導体装置4の断面構成を表したものである。本実施の形態の半導体装置4は、第2基板200に、アナログ回路であるI/O回路210の他に、メモリ機能を有するアナログ回路が搭載されていてもよい。半導体装置4は、半導体層10S2の表面、即ち、半導体基板10の裏面10Bに、3層からなる絶縁層60(60a,60b,60c)を介して記憶素子30が設けられている。絶縁層60aは、例えば、低温形成が可能なHigh-K(高誘電率)膜、即ち、Hf酸化物、Al2O3、Ru(ルテニウム)酸化物、Ta酸化物、Al,Ru,TaもしくはHfとSiとを含む酸化物、Al,Ru,TaもしくはHfとSiとを含む窒化物、または、Al,Ru,TaもしくはHfとSiとを含む酸化窒化物等により構成される。絶縁層60b,60cは、例えばSiO2からなる。あるいは、絶縁層60cは、SiO2よりも低い比誘電率を有する材料(Low-K)からなることが望ましい。絶縁層63の表面63S(すなわち、半導体基板10と反対側の面)には、導電層31,34が設けられている。導電層31,34は、ぞれぞれ、コンタクトプラグP1,P2の上端と接している。ここでは、記憶素子30として磁気抵抗素子(Magnetic Tunnel Junction;MTJ)を例に説明する。
図16は、本開示の第5の実施の形態としての半導体装置4の概略構成を表したものである。本実施の形態の半導体装置5は、第2基板200に、アナログ回路として、各種インターフェースが搭載されたものである。インターフェースの規格としては、例えば、MIPI(Mobile Industry Processor Interface),USB(Universal Serial Bus),HDMI(High-Definition Multimedia Interface(登録商標)),LVDS(Low voltage differential signaling),Thunderbolt等が挙げられる。このように、各種インターフェースを1つの基板に作り込み、これをインターフェースプラットフォームのチップとすることにより、チップ面積を削減することが可能となる。また、本実施の形態のように各種規格のインターフェースプラットフォームのチップを実装することによって、あらゆるインターフェース規格に対応可能な半導体装置を提供することが可能となる。
図17Aおよび図17Bは、本開示の第5の実施の形態としての半導体装置6の概略構成の一例を表したものである。半導体装置6は、例えば積層型の撮像装置であり、ロジック回路110が搭載された第1基板100と、各種アナログ回路が搭載された第2基板と、画素部310を有する第3基板とが積層された構成を有する。
図20は、上記第1~第5の実施の形態の変形例としての半導体装置(半導体装置7)の断面構成を表したものである。半導体装置7は、第1基板100と第2基板200とをTSV H1,H2を介して電気的に接続したものであり、上記第1~第5の実施の形態で説明した半導体装置2A~5は、本変形例のようにTSV H1,H2を介して電気的に接続することができる。TSV H1,H2は、例えば、ダマシン構造で形成されたものであり、TSV H1,H2の側面は、例えばSiO2等の絶縁膜によって被覆されている。TSV H1,H2の裏面に接続された導電層61は、例えば電源として用いることができる。
図21Aは、本開示の第6の実施の形態に係る半導体装置(半導体装置8)の概略構成の一例を表したものである。図21Bは、図21Aに示した半導体装置8の断面構成を表したものである。本実施の形態の半導体装置8は、図21Aおよび図21Bに示したように、第2基板200を構成する半導体基板10(コア基板)の第1面(面S1)に各種アナログ回路を構成するトランジスタ20が、第2面(面S2)にパッシブ素子(例えば、キャパシタ410A,記憶素子420およびインダクタ430)およびアンテナ440が設けられた構成を有する。このパッシブ素子およびアンテナ440が、本開示の機能素子の一具体例に相当する。ここで、半導体基板10の第1面(面S1)は、第1基板100との接合面50A側の面であり、第2面(面S2)は、第1面と対向する面である。
第2基板200は、上記第1の実施の形態における半導体装置2と同様に、半導体基板10の主面(面S1)には、多層配線形成部40および表面配線形成部50がこの順に積層されたものである。半導体基板10の主面10Aの近傍には、Si・プレーナ型のトランジスタ20が設けられている。本実施の形態では、半導体基板10の裏面(面S2)には、絶縁層60,63を介して、キャパシタ210A、記憶素子420およびインダクタ430に代表されるパッシブ素子およびアンテナ440が形成されている。
本実施の形態の半導体装置9は、例えば図25に示した流れ図に従って製造することができる。以下に、図26A~図27Bを用いてその製造工程を説明する。
以上、本実施の形態では、第2基板200を構成する半導体基板10の裏面S2側に、小型化の難しいキャパシタ410A,記憶素子420およびインダクタ430等のパッシブ素を設けるようにした。これにより、上記第1の実施の形態の効果に加えて、大きな工程数の増加なく、アナログ回路が設けられた第2基板200の実装面積を縮小することが可能となるという効果を奏する。また、半導体基板10の裏面S2側にアンテナ440を設けるようにしたので、通信用回路との距離が近くなり、信号の減衰を抑えることが可能となる、よって、信号処理の信頼性を向上させることが可能となるという効果を奏する。
図28Aは、上記第1の実施の形態の半導体装置(例えば、半導体装置2A)の変形例としての半導体装置(半導体装置9A)の概略構成の一例を表したブロック図である。図29は、半導体装置9Aの具体的な断面構成の一例を表したものである。
図31Aは、上記第1~第6の実施の形態および変形例1,2の変形例としての半導体装置(半導体装置2D)の概略構成の一例を表すブロック図である。上記実施の形態等では、最も低い電圧で駆動するトランジスタが搭載された第1基板100上に、最も高い電圧で駆動するトランジスタが搭載された第2基板200が搭載された半導体装置2A~9を説明したが、この第1基板100と第2基板200との積層順は逆でもよい。本変形例では、図1に示した積層体を例に説明するが、例えば、I/O回路210およびアナログ回路220,230が搭載された第2基板200上に、ロジック回路110が搭載された第1基板100を積層した構成としてもよい。
(1)
複数のトランジスタと、
第1の基板と、
前記第1の基板と積層されると共に、前記第1の基板と電気的に接続されている第2の基板とを備え、
前記複数のトランジスタのうちの最も電圧の低い第1の駆動電圧で駆動する第1のトランジスタは、前記第1の基板および前記第2の基板のうち、前記第1の基板のみに設けられて第1の回路を形成している
積層体。
(2)
前記第2の基板には、前記複数のトランジスタのうちの前記第1の駆動電圧よりも高い第2の駆動電圧で駆動する第2のトランジスタを含む第2の回路が形成されている、前記(1)に記載の積層体。
(3)
前記第1の回路は、前記第1の駆動電圧よりも高く前記第2の駆動電圧よりも低い第3の駆動電圧で駆動する第3のトランジスタをさらに含む、前記(2)に記載の積層体。
(4)
前記第1のトランジスタおよび前記第2のトランジスタは、それぞれゲート電極、一対のソース・ドレイン電極、チャネルを形成する半導体膜および前記ゲート電極と前記半導体膜との間に設けられたゲート絶縁膜を有し、
前記ゲート絶縁膜の厚みは、前記第1のトランジスタよりも前記第2のトランジスタの方が厚い、前記(2)または(3)に記載の積層体。
(5)
前記第1のトランジスタの半導体層は、シリコン(Si)、ゲルマニウム(Ge)、化合物半導体およびグラフェンのうちのいずれかを含んで構成されている、前記(1)乃至(4)のうちのいずれかに記載の積層体。
(6)
前記化合物半導体は、III-V族半導体またはII-VI族半導体である、前記(5)に記載の積層体。
(7)
前記第1のトランジスタは、高誘電率膜/金属ゲート(High-K/Metal Gate)技術が用いられたトランジスタ、完全空乏型のトランジスタおよびT-FETのうちの少なくとも1種である、前記(1)乃至(6)のうちのいずれかに記載の積層体。
(8)
前記完全空乏型のトランジスタは、Fin-FET、Tri-Gateトランジスタ、Nano-WireトランジスタおよびFD-SOIトランジスタである、前記(7)に記載の積層体。
(9)
前記第1の回路はロジック回路であり、前記第2の回路はアナログ回路である、前記(2)乃至(8)のうちのいずれかに記載の積層体。
(10)
前記第1の基板と前記第2の基板とは、表面接合または貫通電極によって電気的に接続されている、前記(1)乃至(9)のうちのいずれかに記載の積層体。
(11)
前記第2の基板には、入出力回路および外部と接続されるパッド電極が設けられている、前記(1)乃至(10)のうちのいずれかに記載の積層体。
(12)
前記第2の基板には、複数の周波数帯を送受信可能な通信機能を有する回路が1つ以上搭載されている、前記(1)乃至(11)のうちのいずれかに記載の積層体。
(13)
前記複数の周波数帯を送受信可能な通信機能を有する回路は、送受信スイッチやパワーアンプを有するRFフロントエンド部および低ノイズアンプや送受信ミキサを有するRF-IC部を有する、前記(12)に記載の積層体。
(14)
前記RFフロントエンド部および前記RF-IC部が前記第3のトランジスタから構成される第3の回路を含む場合には、前記第3の回路は前記第1の基板に設けられている、前記(13)に記載の積層体。
(15)
前記第2の基板には、少なくとも、イメージセンサ機能を有する回路、温度センサ機能を有する回路、重力センサ機能を有する回路、位置センサ機能を有する回路が搭載されている、前記(1)乃至(14)のうちのいずれかに記載の積層体。
(16)
前記第2の基板には、メモリ機能を有する不揮発性素子を含む回路が搭載されている、前記(1)乃至(15)のうちのいずれかに記載の積層体。
(17)
前記第2の基板には、1種以上のインターフェース規格の回路が搭載されている、前記(1)乃至(16)のうちのいずれかに記載の積層体。
(18)
前記インターフェース規格はMIPIであり、前記MIPIはデジタルコントローラ部およびPHY部を有し、前記デジタルコントローラ部は前記第1の基板に、前記PHY部は前記第2の基板に搭載されている、前記(17)に記載の積層体。
(19)
前記PHY部は、前記第2の回路および前記第3のトランジスタからなる第3の回路を有し、前記第3の回路は前記第1の基板に設けられている、前記(18)に記載の積層体。
(20)
ロジック回路、アナログ回路および画素部を有し、前記アナログ回路は前記第2の基板に、前記ロジック回路は前記第1の基板に、前記画素部は第3の基板に搭載されている、前記(1)乃至(20)のうちのいずれかに記載の積層体。
(21)
前記第2の基板はコア基板を有し、前記コア基板の第1面側に前記第2のトランジスタが、前記第1面に対向する第2面側に機能素子が形成されている、前記(2)乃至(20)のうちのいずれかに記載の積層体。
(22)
前記第2の基板の前記第1面側が、前記第1の基板と対向配置されている、前記(21)に記載の積層体。
(23)
前記機能素子は、インダクタ、キャパシタ、不揮発性素子およびアンテナのうち1種または2種以上である、前記(21)または(22)に記載の積層体。
(24)
前記第1の基板と前記機能素子との間にシールド構造を有する、前記(21)乃至(23)のうちのいずれかに記載の積層体。
(25)
前記シールド構造は、パーマロイ材料によって構成されているシールド層である、前記(24)に記載の積層体。
(26)
前記シールド層は、前記第1の基板に設けられている前記第1のトランジスタと、前記第2の基板に設けられている前記第2のトランジスタとの間に設けられている、前記(25)に記載の積層体。
(27)
前記シールド層はスリットを有する、前記(25)または(26)に記載の積層体。
(28)
前記シールド構造は、前記第2の基板のコア基板の前記第2面に設けられた凹凸構造である、前記(25)乃至(27)のうちのいずれかに記載の積層体。
(29)
前記第2の基板は、前記コア基板と前記機能素子との間に絶縁膜を有し、
前記絶縁膜はシリコン酸化物よりもK値の低い絶縁材料によって形成されている、前記(21)乃至(28)のうちのいずれかに記載の積層体。
(30)
前記アンテナは、前記RFフロントエンド部との対向位置に設けられている、前記(23)乃至(27)のうちのいずれかに記載の積層体。
(31)
前記第2の基板は、周波数帯および通信規格の少なくとも一方が異なる複数の前記アンテナを有する、前記(23)乃至(30)のうちのいずれかに記載の積層体。
(32)
前記アンテナは、モノポールアンテナ、ダイポールアンテナまたはマイクロストリップラインの少なくとも1種である、前記(23)乃至(31)のうちのいずれかに記載の積層体。
(33)
前記キャパシタは、一対の電極を有し、前記一対の電極は、それぞれ異なる裏面微細コンタクトと電気的に接続されている、前記(23)乃至(32)のうちのいずれかに記載の積層体。
(34)
前記キャパシタは、酸化タンタル(TaO2)系、酸化ハフニウム(HfO2)系または酸化ジウコニウム(ZrO2)系によって形成されている、前記(23)乃至(33)のうちのいずれかに記載の積層体。
(35)
前記第2の基板は、前記第1の基板の上に積層されている、前記(1)乃至(34)のうちのいずれかに記載の積層体。
(36)
前記第1の基板は、前記第2の基板の上に積層されている、前記(1)乃至(34)のうちのいずれかに記載の積層体。
(37)
前記第1の基板はコア基板を有し、前記コア基板の第1面側に前記第1のトランジスタを有し、前記第1面に対向する第2面側に前記機能素子および前記不揮発性素子のうちの少なくとも1種が形成されている、前記(21)乃至(36)のうちのいずれかに記載の積層体。
(38)
前記第2の基板には、I/O接続用の回路が搭載されている、前記(1)乃至(37)のうちのいずれかに記載の積層体。
(39)
前記第1の基板には、プログラム可能な回路または素子が搭載されている、前記(1)乃至(38)のうちのいずれかに記載の積層体。
(40)
前記プログラム可能な回路には、FPGA(Field-Programmable Gate Array)およびCPU(Central Processing Unit)が搭載されている、前記(39)に記載の積層体。
(41)
前記第1の基板の前記第2の基板と対向する面とは反対側の面に取り出し電極が設けられている、前記(1)乃至(21)のうちのいずれかに記載の積層体。
(42)
前記第2の基板には、前記コア基板として化合物半導体基板が用いられている、前記(21)乃至(41)のうちのいずれかに記載の積層体。
(43)
化合物半導体基板をコア基板とする第4の基板を有し、前記第4の基板は、前記第1の基板および前記第2の基板の少なくとも一方と電気的に接続されている、前記(1)乃至(42)のうちのいずれか1に記載の積層体。
(44)
前記化合物半導体基板には、絶縁層が接している、前記(43)に記載の積層体。
(45)
前記第1の基板には低ノイズアンプが搭載され、前記第4の基板にはパワーアンプが搭載されている、前記(43)または(44)に記載の積層体。
Claims (23)
- 複数のトランジスタと、
第1の基板と、
前記第1の基板と積層されると共に、前記第1の基板と電気的に接続されている第2の基板とを備え、
前記複数のトランジスタのうちの最も電圧の低い第1の駆動電圧で駆動する第1のトランジスタは、前記第1の基板および前記第2の基板のうち、前記第1の基板のみに設けられて第1の回路を形成している
積層体。 - 前記第2の基板には、前記複数のトランジスタのうちの前記第1の駆動電圧よりも高い第2の駆動電圧で駆動する第2のトランジスタを含む第2の回路が形成されている、請求項1に記載の積層体。
- 前記第1の回路は、前記第1の駆動電圧よりも高く前記第2の駆動電圧よりも低い第3の駆動電圧で駆動する第3のトランジスタをさらに含む、請求項2に記載の積層体。
- 前記第1のトランジスタおよび前記第2のトランジスタは、それぞれゲート電極、一対のソース・ドレイン電極、チャネルを形成する半導体膜および前記ゲート電極と前記半導体膜との間に設けられたゲート絶縁膜を有し、
前記ゲート絶縁膜の厚みは、前記第1のトランジスタよりも前記第2のトランジスタの方が厚い、請求項2に記載の積層体。 - 前記第1のトランジスタの半導体層は、シリコン(Si)、ゲルマニウム(Ge)、化合物半導体およびグラフェンのうちのいずれかを含んで構成されている、請求項1に記載の積層体。
- 前記第1のトランジスタは、高誘電率膜/金属ゲート(High-K/Metal Gate)技術が用いられたトランジスタ、完全空乏型のトランジスタおよびT-FETのうちの少なくとも1種である、請求項1に記載の積層体。
- 前記第1の回路はロジック回路であり、前記第2の回路はアナログ回路である、請求項2に記載の積層体。
- 前記第1の基板と前記第2の基板とは、表面接合または貫通電極によって電気的に接続されている、請求項1に記載の積層体。
- 前記第2の基板には、複数の周波数帯を送受信可能な通信機能を有する回路が1つ以上搭載されている、請求項1に記載の積層体。
- 前記複数の周波数帯を送受信可能な通信機能を有する回路は、送受信スイッチやパワーアンプを有するRFフロントエンド部および低ノイズアンプや送受信ミキサを有するRF-IC部を有する、請求項9に記載の積層体。
- 前記RFフロントエンド部および前記RF-IC部が、前記第2の基板に設けられている第2のトランジスタの駆動電圧よりも低く、前記第1のトランジスタの駆動電圧よりも高い駆動電圧を有する第3のトランジスタから構成される第3の回路を含む場合には、前記第3の回路は前記第1の基板に設けられている、請求項10に記載の積層体。
- 前記第2の基板には、少なくとも、イメージセンサ機能を有する回路、温度センサ機能を有する回路、重力センサ機能を有する回路、位置センサ機能を有する回路が搭載されている、請求項1に記載の積層体。
- 前記第2の基板には、1種以上のインターフェース規格の回路が搭載され、
前記インターフェース規格はMIPIであり、前記MIPIはデジタルコントローラ部およびPHY部を有し、前記デジタルコントローラ部は前記第1の基板に、前記PHY部は前記第2の基板に搭載されている、請求項1に記載の積層体。 - ロジック回路、アナログ回路および画素部を有し、前記アナログ回路は前記第2の基板に、前記ロジック回路は前記第1の基板に、前記画素部は第3の基板に搭載されている、請求項1に記載の積層体。
- 前記第2の基板はコア基板を有し、前記コア基板の第1面側に前記第2のトランジスタが、前記第1面に対向する第2面側に機能素子が形成され、前記機能素子は、インダクタ、キャパシタ、不揮発性素子およびアンテナのうち1種または2種以上である、請求項2に記載の積層体。
- 前記第1の基板と前記機能素子との間にシールド構造を有し、前記シールド構造は、前記第2の基板のコア基板の前記第2面に設けられた凹凸構造であるか、または、磁性材料によって構成されているシールド層である、請求項15に記載の積層体。
- 前記第2の基板には、送受信スイッチやパワーアンプを有するRFフロントエンド部が搭載され、
前記アンテナは、前記RFフロントエンド部との対向位置に設けられている、請求項15に記載の積層体。 - 前記第1の基板はコア基板を有し、前記コア基板の第1面側に前記第1のトランジスタを有し、前記第1面に対向する第2面側に前記機能素子および前記不揮発性素子のうちの少なくとも1種が形成されている、請求項15に記載の積層体。
- 前記第1の基板には、プログラム可能な回路または素子が搭載され、前記プログラム可能な回路には、FPGA(Field-Programmable Gate Array)およびCPU(Central Processing Unit)が搭載されている、請求項1に記載の積層体。
- 前記第1の基板の前記第2の基板と対向する面とは反対側の面に取り出し電極が設けられている、請求項15に記載の積層体。
- 少なくとも前記第2の基板、または第4の基板のどちらか一方には、前記コア基板として化合物半導体基板が用いられている、請求項15に記載の積層体。
- 前記化合物半導体基板には、絶縁層が接している、請求項21に記載の積層体。
- 前記第1の基板には低ノイズアンプが搭載され、前記第4の基板にはパワーアンプが搭載されている請求項21に記載の積層体。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017537698A JPWO2017038403A1 (ja) | 2015-09-01 | 2016-08-09 | 積層体 |
DE112016003966.2T DE112016003966T5 (de) | 2015-09-01 | 2016-08-09 | Gestapelter Körper |
US15/754,054 US20180240797A1 (en) | 2015-09-01 | 2016-08-09 | Stacked body |
CN201680048583.2A CN107924873A (zh) | 2015-09-01 | 2016-08-09 | 层叠体 |
KR1020187004278A KR102653044B1 (ko) | 2015-09-01 | 2016-08-09 | 적층체 |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015-172264 | 2015-09-01 | ||
JP2015172264 | 2015-09-01 | ||
JP2016-042653 | 2016-03-04 | ||
JP2016042653 | 2016-03-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017038403A1 true WO2017038403A1 (ja) | 2017-03-09 |
Family
ID=58187194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2016/073417 WO2017038403A1 (ja) | 2015-09-01 | 2016-08-09 | 積層体 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20180240797A1 (ja) |
JP (2) | JPWO2017038403A1 (ja) |
KR (1) | KR102653044B1 (ja) |
CN (1) | CN107924873A (ja) |
DE (1) | DE112016003966T5 (ja) |
WO (1) | WO2017038403A1 (ja) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018186191A1 (ja) * | 2017-04-04 | 2018-10-11 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置、及び電子機器 |
CN108695349A (zh) * | 2017-03-30 | 2018-10-23 | 佳能株式会社 | 具有层压层的半导体装置和设备 |
JP2019004043A (ja) * | 2017-06-15 | 2019-01-10 | ルネサスエレクトロニクス株式会社 | 固体撮像素子およびその製造方法 |
WO2019164867A1 (en) * | 2018-02-20 | 2019-08-29 | Emagin Corporation | 3d pixel circuit for microdisplay with reduced pixel size and method of forming same |
WO2019171872A1 (ja) * | 2018-03-06 | 2019-09-12 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および撮像装置 |
WO2019221150A1 (ja) * | 2018-05-15 | 2019-11-21 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置および撮像システム |
WO2019236734A1 (en) | 2018-06-05 | 2019-12-12 | De Rochemont L Pierre | Module with high peak bandwidth i/o channels |
WO2020018847A1 (en) * | 2018-07-19 | 2020-01-23 | Psemi Corporation | High-q integrated circuit inductor structure and methods |
WO2020022375A1 (ja) * | 2018-07-24 | 2020-01-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
US10573674B2 (en) | 2018-07-19 | 2020-02-25 | Psemi Corporation | SLT integrated circuit capacitor structure and methods |
US10580903B2 (en) | 2018-03-13 | 2020-03-03 | Psemi Corporation | Semiconductor-on-insulator transistor with improved breakdown characteristics |
WO2020059335A1 (ja) * | 2018-09-18 | 2020-03-26 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子機器 |
US10658386B2 (en) | 2018-07-19 | 2020-05-19 | Psemi Corporation | Thermal extraction of single layer transfer integrated circuits |
WO2020129712A1 (ja) * | 2018-12-20 | 2020-06-25 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置 |
US10777636B1 (en) | 2019-06-12 | 2020-09-15 | Psemi Corporation | High density IC capacitor structure |
WO2020262199A1 (ja) * | 2019-06-26 | 2020-12-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および撮像装置 |
WO2020262583A1 (ja) * | 2019-06-26 | 2020-12-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置及びその製造方法 |
WO2021214583A1 (ja) * | 2020-04-23 | 2021-10-28 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR20220001456A (ko) * | 2020-06-29 | 2022-01-05 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 반전도성 금속 산화물 핀 트랜지스터를 포함하는 메모리 디바이스 및 그 형성 방법 |
WO2022107512A1 (ja) * | 2020-11-17 | 2022-05-27 | ソニーセミコンダクタソリューションズ株式会社 | 受光装置及び測距装置 |
WO2022215367A1 (ja) * | 2021-04-08 | 2022-10-13 | ソニーセミコンダクタソリューションズ株式会社 | 記憶装置、電子機器及び記憶装置の製造方法 |
WO2022248985A1 (ja) * | 2021-05-28 | 2022-12-01 | 株式会社半導体エネルギー研究所 | 半導体装置 |
WO2023105783A1 (ja) * | 2021-12-10 | 2023-06-15 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置およびその製造方法 |
EP4372821A3 (en) * | 2017-12-27 | 2024-06-19 | Sony Semiconductor Solutions Corporation | Imaging element |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8906320B1 (en) | 2012-04-16 | 2014-12-09 | Illumina, Inc. | Biosensors for biological or chemical analysis and systems and methods for same |
WO2018125038A1 (en) * | 2016-12-27 | 2018-07-05 | Intel Corporation | Monolithic integrated circuits with multiple types of embedded non-volatile memory devices |
KR102621752B1 (ko) * | 2017-01-13 | 2024-01-05 | 삼성전자주식회사 | Mram을 포함한 씨모스 이미지 센서 |
JP2018117102A (ja) * | 2017-01-20 | 2018-07-26 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
WO2018180576A1 (ja) * | 2017-03-31 | 2018-10-04 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置、固体撮像装置、および電子機器 |
JP2018190766A (ja) * | 2017-04-28 | 2018-11-29 | ソニーセミコンダクタソリューションズ株式会社 | 半導体デバイス、製造方法、撮像素子、および電子機器 |
US10529768B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | Method for making CMOS image sensor including pixels with read circuitry having a superlattice |
US10608027B2 (en) * | 2017-12-15 | 2020-03-31 | Atomera Incorporated | Method for making CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10367028B2 (en) * | 2017-12-15 | 2019-07-30 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10529757B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | CMOS image sensor including pixels with read circuitry having a superlattice |
US10615209B2 (en) | 2017-12-15 | 2020-04-07 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
US10608043B2 (en) * | 2017-12-15 | 2020-03-31 | Atomera Incorporation | Method for making CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
CN111095558B (zh) * | 2017-12-26 | 2021-06-18 | 伊鲁米纳公司 | 传感器系统 |
US10748842B2 (en) * | 2018-03-20 | 2020-08-18 | Intel Corporation | Package substrates with magnetic build-up layers |
US10790271B2 (en) * | 2018-04-17 | 2020-09-29 | International Business Machines Corporation | Perpendicular stacked field-effect transistor device |
US11101311B2 (en) * | 2018-06-22 | 2021-08-24 | Ningbo Semiconductor International Corporation | Photodetector and fabrication method, and imaging sensor |
FR3083367B1 (fr) * | 2018-06-29 | 2021-07-23 | St Microelectronics Sa | Circuit electronique |
US10431540B1 (en) * | 2018-07-18 | 2019-10-01 | Qualcomm Incorporated | Metal-oxide-metal capacitor with reduced parasitic capacitance |
US10903216B2 (en) * | 2018-09-07 | 2021-01-26 | Samsung Electronics Co., Ltd. | Semiconductor memory device and method of fabricating the same |
US20200098753A1 (en) * | 2018-09-25 | 2020-03-26 | Intel Corporation | High performance semiconductor oxide material channel regions for nmos |
KR102481648B1 (ko) * | 2018-10-01 | 2022-12-29 | 삼성전자주식회사 | 반도체 장치 |
JP7402606B2 (ja) * | 2018-10-31 | 2023-12-21 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子機器 |
US11646242B2 (en) | 2018-11-29 | 2023-05-09 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with at least one heat extractor and process for making the same |
US20200235066A1 (en) | 2019-01-23 | 2020-07-23 | Qorvo Us, Inc. | Rf devices with enhanced performance and methods of forming the same |
WO2020153983A1 (en) | 2019-01-23 | 2020-07-30 | Qorvo Us, Inc. | Rf semiconductor device and manufacturing method thereof |
KR20200110020A (ko) | 2019-03-15 | 2020-09-23 | 삼성전자주식회사 | 디스플레이 드라이버 ic 소자 |
CN114080757B (zh) * | 2019-07-09 | 2023-12-22 | 株式会社村田制作所 | 高频模块和通信装置 |
JP2021048220A (ja) * | 2019-09-18 | 2021-03-25 | キオクシア株式会社 | 半導体記憶装置 |
US11404307B2 (en) * | 2019-09-27 | 2022-08-02 | Intel Corporation | Interconnect structures and methods of fabrication |
US20210134699A1 (en) * | 2019-11-01 | 2021-05-06 | Qorvo Us, Inc. | Rf devices with nanotube particles for enhanced performance and methods of forming the same |
KR20210069166A (ko) | 2019-12-02 | 2021-06-11 | 삼성전자주식회사 | 반도체 패키지 |
US11923238B2 (en) | 2019-12-12 | 2024-03-05 | Qorvo Us, Inc. | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive |
US11503704B2 (en) * | 2019-12-30 | 2022-11-15 | General Electric Company | Systems and methods for hybrid glass and organic packaging for radio frequency electronics |
CN113764443B (zh) | 2020-06-05 | 2024-01-02 | 联华电子股份有限公司 | 感光元件 |
JP2022018705A (ja) | 2020-07-16 | 2022-01-27 | キヤノン株式会社 | 半導体装置 |
KR20220026654A (ko) | 2020-08-25 | 2022-03-07 | 삼성전자주식회사 | 3차원 반도체 메모리 장치 |
FR3118286A1 (fr) * | 2020-10-16 | 2022-06-24 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Empilement d’au moins trois puces électroniques |
CN114975368A (zh) * | 2021-02-22 | 2022-08-30 | 联华电子股份有限公司 | 接合半导体结构及其制作方法 |
US20240088037A1 (en) * | 2022-09-13 | 2024-03-14 | International Business Machines Corporation | Integrated circuit chip with backside power delivery and multiple types of backside to frontside vias |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51102566A (en) * | 1975-03-07 | 1976-09-10 | Suwa Seikosha Kk | Shusekikairo |
JPS6159762A (ja) * | 1984-08-30 | 1986-03-27 | Fujitsu Ltd | 半導体装置 |
JPH039555A (ja) * | 1989-06-07 | 1991-01-17 | Nec Corp | 半導体集積回路 |
JPH05299624A (ja) * | 1992-04-23 | 1993-11-12 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP2004523912A (ja) * | 2001-03-02 | 2004-08-05 | クゥアルコム・インコーポレイテッド | 混合アナログおよびデジタル集積回路 |
JP2006080145A (ja) * | 2004-09-07 | 2006-03-23 | Nec Electronics Corp | チップオンチップ型半導体集積回路装置 |
JP2008218786A (ja) * | 2007-03-06 | 2008-09-18 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2013074230A (ja) * | 2011-09-29 | 2013-04-22 | Renesas Electronics Corp | 半導体装置及びそれを用いたSiPデバイス |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004111656A (ja) * | 2002-09-18 | 2004-04-08 | Nec Electronics Corp | 半導体装置及び半導体装置の製造方法 |
JP4752369B2 (ja) * | 2004-08-24 | 2011-08-17 | ソニー株式会社 | 半導体装置および基板 |
JP4551811B2 (ja) * | 2005-04-27 | 2010-09-29 | 株式会社東芝 | 半導体装置の製造方法 |
JP2006324415A (ja) * | 2005-05-18 | 2006-11-30 | Toshiba Corp | 半導体ウェハ、半導体装置および半導体装置の製造方法 |
TWI429066B (zh) * | 2005-06-02 | 2014-03-01 | Sony Corp | Semiconductor image sensor module and manufacturing method thereof |
JP2007281305A (ja) * | 2006-04-10 | 2007-10-25 | Sony Corp | 無線通信用集積回路 |
JP2008053634A (ja) * | 2006-08-28 | 2008-03-06 | Seiko Epson Corp | 半導体膜の製造方法、半導体素子の製造方法、電気光学装置、電子機器 |
US7877026B2 (en) * | 2006-08-31 | 2011-01-25 | Broadcom Corporation | Radio frequency transmitter with on-chip photodiode array |
JP2010080801A (ja) * | 2008-09-29 | 2010-04-08 | Hitachi Ltd | 半導体装置 |
US7943428B2 (en) * | 2008-12-24 | 2011-05-17 | International Business Machines Corporation | Bonded semiconductor substrate including a cooling mechanism |
US9490212B2 (en) * | 2009-04-23 | 2016-11-08 | Huilong Zhu | High quality electrical contacts between integrated circuit chips |
JP5685898B2 (ja) | 2010-01-08 | 2015-03-18 | ソニー株式会社 | 半導体装置、固体撮像装置、およびカメラシステム |
JP5426417B2 (ja) * | 2010-02-03 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP5705559B2 (ja) * | 2010-06-22 | 2015-04-22 | ルネサスエレクトロニクス株式会社 | 半導体装置、及び、半導体装置の製造方法 |
JP5500007B2 (ja) * | 2010-09-03 | 2014-05-21 | ソニー株式会社 | 固体撮像素子およびカメラシステム |
JP5696513B2 (ja) * | 2011-02-08 | 2015-04-08 | ソニー株式会社 | 固体撮像装置とその製造方法、及び電子機器 |
JP2012204444A (ja) * | 2011-03-24 | 2012-10-22 | Sony Corp | 半導体装置及びその製造方法 |
JP5853389B2 (ja) * | 2011-03-28 | 2016-02-09 | ソニー株式会社 | 半導体装置及び半導体装置の製造方法。 |
JP5790075B2 (ja) * | 2011-03-30 | 2015-10-07 | 凸版印刷株式会社 | 電界効果トランジスタの製造方法及びそれに用いる製造装置 |
JP6019599B2 (ja) * | 2011-03-31 | 2016-11-02 | ソニー株式会社 | 半導体装置、および、その製造方法 |
US8846449B2 (en) * | 2011-05-17 | 2014-09-30 | Panasonic Corporation | Three-dimensional integrated circuit, processor, semiconductor chip, and manufacturing method of three-dimensional integrated circuit |
US8896125B2 (en) * | 2011-07-05 | 2014-11-25 | Sony Corporation | Semiconductor device, fabrication method for a semiconductor device and electronic apparatus |
KR101861650B1 (ko) * | 2011-10-17 | 2018-05-29 | 삼성전자주식회사 | 이미지 센서, 이를 포함하는 전자 시스템 및 그 이미지 센싱 방법 |
JP6022792B2 (ja) * | 2012-03-30 | 2016-11-09 | 国立大学法人東北大学 | 集積化デバイス及び集積化デバイスの製造方法 |
JP5826716B2 (ja) * | 2012-06-19 | 2015-12-02 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP6074985B2 (ja) * | 2012-09-28 | 2017-02-08 | ソニー株式会社 | 半導体装置、固体撮像装置、および半導体装置の製造方法 |
JP6335616B2 (ja) * | 2013-04-30 | 2018-05-30 | 株式会社半導体エネルギー研究所 | 半導体装置 |
JP6116437B2 (ja) * | 2013-08-13 | 2017-04-19 | オリンパス株式会社 | 固体撮像装置およびその製造方法、ならびに撮像装置 |
JP2015041677A (ja) * | 2013-08-21 | 2015-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP6292049B2 (ja) * | 2013-09-02 | 2018-03-14 | ソニー株式会社 | 半導体装置およびその製造方法 |
JP2015050339A (ja) * | 2013-09-02 | 2015-03-16 | ソニー株式会社 | 半導体装置およびその製造方法 |
JP6212720B2 (ja) * | 2013-09-20 | 2017-10-18 | パナソニックIpマネジメント株式会社 | 半導体装置及びその製造方法 |
US9646872B2 (en) * | 2013-11-13 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company Limited | Systems and methods for a semiconductor structure having multiple semiconductor-device layers |
JP6314477B2 (ja) * | 2013-12-26 | 2018-04-25 | ソニー株式会社 | 電子デバイス |
JP6294713B2 (ja) | 2014-03-12 | 2018-03-14 | ウインセス株式会社 | 塗装面検査用手袋 |
JP6458396B2 (ja) | 2014-08-18 | 2019-01-30 | 株式会社リコー | 画像処理システム、及び画像投影装置 |
-
2016
- 2016-08-09 WO PCT/JP2016/073417 patent/WO2017038403A1/ja active Application Filing
- 2016-08-09 JP JP2017537698A patent/JPWO2017038403A1/ja active Pending
- 2016-08-09 DE DE112016003966.2T patent/DE112016003966T5/de active Pending
- 2016-08-09 KR KR1020187004278A patent/KR102653044B1/ko active IP Right Grant
- 2016-08-09 US US15/754,054 patent/US20180240797A1/en active Pending
- 2016-08-09 CN CN201680048583.2A patent/CN107924873A/zh active Pending
-
2021
- 2021-05-20 JP JP2021085632A patent/JP7248050B2/ja active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51102566A (en) * | 1975-03-07 | 1976-09-10 | Suwa Seikosha Kk | Shusekikairo |
JPS6159762A (ja) * | 1984-08-30 | 1986-03-27 | Fujitsu Ltd | 半導体装置 |
JPH039555A (ja) * | 1989-06-07 | 1991-01-17 | Nec Corp | 半導体集積回路 |
JPH05299624A (ja) * | 1992-04-23 | 1993-11-12 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP2004523912A (ja) * | 2001-03-02 | 2004-08-05 | クゥアルコム・インコーポレイテッド | 混合アナログおよびデジタル集積回路 |
JP2006080145A (ja) * | 2004-09-07 | 2006-03-23 | Nec Electronics Corp | チップオンチップ型半導体集積回路装置 |
JP2008218786A (ja) * | 2007-03-06 | 2008-09-18 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2013074230A (ja) * | 2011-09-29 | 2013-04-22 | Renesas Electronics Corp | 半導体装置及びそれを用いたSiPデバイス |
Cited By (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108695349A (zh) * | 2017-03-30 | 2018-10-23 | 佳能株式会社 | 具有层压层的半导体装置和设备 |
JP2018170471A (ja) * | 2017-03-30 | 2018-11-01 | キヤノン株式会社 | 半導体装置および機器 |
US10453888B2 (en) | 2017-03-30 | 2019-10-22 | Canon Kabushiki Kaisha | Semiconductor apparatus and equipment having laminated layers |
CN108695349B (zh) * | 2017-03-30 | 2023-07-25 | 佳能株式会社 | 具有层压层的半导体装置和设备 |
US11101313B2 (en) | 2017-04-04 | 2021-08-24 | Sony Semiconductor Solutions Corporation | Solid-state imaging device and electronic apparatus |
WO2018186191A1 (ja) * | 2017-04-04 | 2018-10-11 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置、及び電子機器 |
JP2019004043A (ja) * | 2017-06-15 | 2019-01-10 | ルネサスエレクトロニクス株式会社 | 固体撮像素子およびその製造方法 |
JP7038494B2 (ja) | 2017-06-15 | 2022-03-18 | ルネサスエレクトロニクス株式会社 | 固体撮像素子 |
EP4372821A3 (en) * | 2017-12-27 | 2024-06-19 | Sony Semiconductor Solutions Corporation | Imaging element |
US10950178B2 (en) | 2018-02-20 | 2021-03-16 | Emagin Corporation | Microdisplay with reduced pixel size and method of forming same |
CN111819680A (zh) * | 2018-02-20 | 2020-10-23 | 埃马金公司 | 用于具有缩小像素大小的微显示器的3d像素电路及其形成方法 |
WO2019164867A1 (en) * | 2018-02-20 | 2019-08-29 | Emagin Corporation | 3d pixel circuit for microdisplay with reduced pixel size and method of forming same |
US11410606B2 (en) | 2018-02-20 | 2022-08-09 | Emagin Corporation | Microdisplay with reduced pixel size and method of forming same |
JP2021514494A (ja) * | 2018-02-20 | 2021-06-10 | イマジン・コーポレイション | 縮小されたピクセルサイズを有するマイクロディスプレイおよびそれを形成する方法 |
JP7371025B2 (ja) | 2018-02-20 | 2023-10-30 | イーマジン・コーポレイション | 縮小されたピクセルサイズを有するマイクロディスプレイおよびそれを形成する方法 |
CN111819680B (zh) * | 2018-02-20 | 2021-12-28 | 埃马金公司 | 用于具有缩小像素大小的微显示器的3d像素电路及其形成方法 |
US11482548B2 (en) | 2018-03-06 | 2022-10-25 | Sony Semiconductor Solutions Corporation | Semiconductor device and imaging unit |
TWI780302B (zh) * | 2018-03-06 | 2022-10-11 | 日商索尼半導體解決方案公司 | 半導體裝置及攝像裝置 |
WO2019171872A1 (ja) * | 2018-03-06 | 2019-09-12 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および撮像装置 |
US10580903B2 (en) | 2018-03-13 | 2020-03-03 | Psemi Corporation | Semiconductor-on-insulator transistor with improved breakdown characteristics |
WO2019221150A1 (ja) * | 2018-05-15 | 2019-11-21 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置および撮像システム |
US11722804B2 (en) | 2018-05-15 | 2023-08-08 | Sony Semiconductor Solutions Corporation | Imaging device and imaging system having a stacked structure for pixel portion and signal processing circuit portion |
US11228729B2 (en) | 2018-05-15 | 2022-01-18 | Sony Semiconductor Solutions Corporation | Imaging device and imaging system having a stacked structure for pixel portion and signal processing circuit portion |
EP3803970A4 (en) * | 2018-06-05 | 2023-03-15 | L. Pierre De Rochemont | MODULE WITH HIGH PEAK BANDWIDTH I/O CHANNELS |
US11901956B2 (en) | 2018-06-05 | 2024-02-13 | L. Pierre de Rochemont | Module with high peak bandwidth I/O channels |
CN112514061A (zh) * | 2018-06-05 | 2021-03-16 | L·皮尔·德罗什蒙 | 具有高峰值带宽i/o通道的模块 |
JP7426103B2 (ja) | 2018-06-05 | 2024-02-01 | デ,ロシェモント,エル.,ピエール | 高ピーク帯域幅i/oチャネルを備えたモジュール |
WO2019236734A1 (en) | 2018-06-05 | 2019-12-12 | De Rochemont L Pierre | Module with high peak bandwidth i/o channels |
US10573674B2 (en) | 2018-07-19 | 2020-02-25 | Psemi Corporation | SLT integrated circuit capacitor structure and methods |
US11652112B2 (en) | 2018-07-19 | 2023-05-16 | Psemi Corporation | SLT integrated circuit capacitor structure and methods |
WO2020018847A1 (en) * | 2018-07-19 | 2020-01-23 | Psemi Corporation | High-q integrated circuit inductor structure and methods |
US11133338B2 (en) | 2018-07-19 | 2021-09-28 | Psemi Corporation | SLT integrated circuit capacitor structure and methods |
US11437404B2 (en) | 2018-07-19 | 2022-09-06 | Psemi Corporation | Thermal extraction of single layer transfer integrated circuits |
US10658386B2 (en) | 2018-07-19 | 2020-05-19 | Psemi Corporation | Thermal extraction of single layer transfer integrated circuits |
US10672806B2 (en) | 2018-07-19 | 2020-06-02 | Psemi Corporation | High-Q integrated circuit inductor structure and methods |
WO2020022375A1 (ja) * | 2018-07-24 | 2020-01-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
JPWO2020022375A1 (ja) * | 2018-07-24 | 2021-08-02 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
WO2020059335A1 (ja) * | 2018-09-18 | 2020-03-26 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子機器 |
WO2020129712A1 (ja) * | 2018-12-20 | 2020-06-25 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置 |
US10777636B1 (en) | 2019-06-12 | 2020-09-15 | Psemi Corporation | High density IC capacitor structure |
US11276749B2 (en) | 2019-06-12 | 2022-03-15 | Psemi Corporation | High density IC capacitor structure |
WO2020262199A1 (ja) * | 2019-06-26 | 2020-12-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および撮像装置 |
WO2020262583A1 (ja) * | 2019-06-26 | 2020-12-30 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置及びその製造方法 |
WO2021214583A1 (ja) * | 2020-04-23 | 2021-10-28 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR102555613B1 (ko) * | 2020-06-29 | 2023-07-13 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 반전도성 금속 산화물 핀 트랜지스터를 포함하는 메모리 디바이스 및 그 형성 방법 |
KR20220001456A (ko) * | 2020-06-29 | 2022-01-05 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 반전도성 금속 산화물 핀 트랜지스터를 포함하는 메모리 디바이스 및 그 형성 방법 |
WO2022107512A1 (ja) * | 2020-11-17 | 2022-05-27 | ソニーセミコンダクタソリューションズ株式会社 | 受光装置及び測距装置 |
WO2022215367A1 (ja) * | 2021-04-08 | 2022-10-13 | ソニーセミコンダクタソリューションズ株式会社 | 記憶装置、電子機器及び記憶装置の製造方法 |
WO2022248985A1 (ja) * | 2021-05-28 | 2022-12-01 | 株式会社半導体エネルギー研究所 | 半導体装置 |
WO2023105783A1 (ja) * | 2021-12-10 | 2023-06-15 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN107924873A (zh) | 2018-04-17 |
KR102653044B1 (ko) | 2024-04-01 |
US20180240797A1 (en) | 2018-08-23 |
KR20180048613A (ko) | 2018-05-10 |
DE112016003966T5 (de) | 2018-06-14 |
JPWO2017038403A1 (ja) | 2018-08-16 |
JP2021132228A (ja) | 2021-09-09 |
JP7248050B2 (ja) | 2023-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7248050B2 (ja) | 積層体 | |
CN110235239B (zh) | 半导体装置及制造半导体装置的方法 | |
US11043532B2 (en) | Semiconductor device | |
US10879299B2 (en) | Semiconductor device with transistor in semiconductor substrate and insulated contact plug extending through the substrate | |
US10192925B2 (en) | Semiconductor device structure useful for bulk transistor and method of manufacturing same | |
US9698200B2 (en) | Magnetism-controllable dummy structures in memory device | |
US11469268B2 (en) | Damascene-based approaches for embedding spin hall MTJ devices into a logic processor and the resulting structures | |
US11139341B2 (en) | Protection of MRAM from external magnetic field using magnetic-field-shielding structure | |
US11950432B2 (en) | Semiconductor packages and method of manufacturing the same | |
US10020313B2 (en) | Antifuse with backfilled terminals | |
US11430942B2 (en) | Multilayer free magnetic layer structure for spin-based magnetic memory | |
US11776898B2 (en) | Sidewall interconnect metallization structures for integrated circuit devices | |
CN115911041A (zh) | 通往掩埋或背面电源轨的栅极连结结构 | |
EP4203025A2 (en) | Transition cells between design blocks on a wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16841435 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20187004278 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15754054 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2017537698 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112016003966 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16841435 Country of ref document: EP Kind code of ref document: A1 |