WO2014199608A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- WO2014199608A1 WO2014199608A1 PCT/JP2014/003022 JP2014003022W WO2014199608A1 WO 2014199608 A1 WO2014199608 A1 WO 2014199608A1 JP 2014003022 W JP2014003022 W JP 2014003022W WO 2014199608 A1 WO2014199608 A1 WO 2014199608A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- type
- layer
- semiconductor layer
- isolation region
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 141
- 239000000758 substrate Substances 0.000 claims abstract description 74
- 238000002955 isolation Methods 0.000 claims description 129
- 238000007667 floating Methods 0.000 claims description 83
- 238000009792 diffusion process Methods 0.000 claims description 15
- 238000009413 insulation Methods 0.000 claims description 6
- 238000000926 separation method Methods 0.000 claims description 6
- 239000003990 capacitor Substances 0.000 abstract description 34
- 230000005669 field effect Effects 0.000 abstract description 4
- 239000010410 layer Substances 0.000 description 176
- 230000015556 catabolic process Effects 0.000 description 59
- 238000010586 diagram Methods 0.000 description 14
- 238000000034 method Methods 0.000 description 11
- 238000000137 annealing Methods 0.000 description 7
- 239000012535 impurity Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 230000007257 malfunction Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 108091006149 Electron carriers Proteins 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000006698 induction Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000001174 ascending effect Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000003985 ceramic capacitor Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000000866 electrolytic etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002438 flame photometric detection Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7817—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device
- H01L29/7818—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device the other device being a pn-junction diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/761—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/002—Switching arrangements with several input- or output terminals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
Definitions
- the present invention relates to a semiconductor device such as a high voltage integrated circuit device.
- IGBTs Insulated Gate Bipolar Transistors
- MOSFETs Metal-Oxide-Semiconductor Field-Effect Transistors
- FPDs Fluor-Oxide-Semiconductor Field-Effect Transistors
- driving and control of the power device has been performed by an electronic circuit configured by combining semiconductor elements such as a photocoupler and electronic components such as a transformer.
- LSI Large Scale Integrated Circuit
- FIG. 10 is a main part configuration diagram of a power module and a main circuit drive circuit that constitute a motor control inverter (see, for example, Patent Document 1).
- the power device used to drive the three-phase motor 70 constitutes a bridge circuit and has a structure of a power module 71 housed in the same package.
- the power module 71 is composed of an IGBT and a diode which are power devices.
- a MOSFET may be used instead of the IGBT.
- the IGBT is indicated by upper arm output elements Q1 to Q3, the lower arm output elements Q4 to Q6, and the diodes are indicated by D1 to D6.
- the gate of each IGBT is connected to the output of the main circuit drive circuit 72, and the outputs U, V, W of the inverter constituted by the power module 71 are connected to the three-phase motor 70.
- the main power supply VCC2 is usually a high voltage of AC 100 to 400V.
- Q4, Q5, and Q6 are off, and Q1, Q2, and Q3 are on, the emitter potentials of Q1, Q2, and Q3 are high. Therefore, when driving these gates, they must be driven at a voltage higher than the emitter potential.
- the input / output terminal I / O (Input / Output) of the main circuit driving circuit 72 is normally connected to a microcomputer, and the microcomputer controls the entire inverter circuit composed of the power module 71. An example in which the main circuit driving circuit 72 is configured by a high voltage integrated circuit device will be described.
- FIG. 11 is a main part layout diagram of each element when the main circuit driving circuit is configured by a high voltage integrated circuit device.
- the main circuit drive circuit 72 exchanges signals with the microcomputer through the input / output terminal I / O.
- the main circuit drive circuit 72 includes a control circuit (CU: Control Unit) that generates a control signal for turning on and off the IGBT.
- a gate drive circuit GDU: Gate Driver Unit
- receives the signal from the CU drives the gate of the IGBT, detects an overcurrent of the IGBT, and transmits an abnormal signal to the CU is provided.
- the gate signals and alarm signals of Q1, Q2 and Q3 connected to the high potential side among the IGBTs constituting the bridge of FIG. 10
- a level shift circuit LSU: Level Shift Unit
- This GDU is composed of GDU-U, GDU-V, and GDU-W connected to Q1, Q2, and Q3, respectively, and GDU-X, GDU-Y, and GDU-Z connected to Q4, Q5, and Q6, respectively.
- GDU-U, GDU-V, and GDU-W are circuits having U-OUT, V-OUT, and W-OUT as reference potentials, respectively.
- FIG. 12 is a basic configuration diagram of an LSU (level shift circuit). As a basic configuration, a high breakdown voltage n-channel MOSFET 61 and a resistor RL1 are used.
- the high breakdown voltage n-channel MOSFET 61 is for level-shifting the signal S1 from the CU (control circuit) to GDU-U, V, and W.
- the LSU outputs a signal S2 input to the upper arm GDU from between the high breakdown voltage n-channel MOSFET 61 and the resistor RL1.
- the high breakdown voltage n-channel MOSFET 61 used for this LSU is required to have a breakdown voltage of about 600 V to 1400 V, equivalent to the IGBTs (upper and lower arm output elements Q1 to Q6) that drive the three-phase motor 70.
- FIG. 13 is a circuit configuration diagram when the GDU-U and GDU-X, the LSU, and the bootstrap diode Db shown in FIG. 11 that drive the upper arm output element Q1 of FIG.
- FIG. 14 is a cross-sectional view of the main part when the high voltage integrated circuit device shown in FIG. 13 is formed on the epitaxial substrate, and shows the GDU-U and the bootstrap diode Db shown in FIG.
- the LSU (level shift circuit) shown in FIG. 13 shows only the level shift circuit on the level-up side.
- the Vb voltage (the voltage of C1) supplies power to the GDU-U.
- this Vb voltage is set to about 15 V in order to reliably enhance (full-on) the external IGBT (Q1) driven by the HV gate driver IC.
- This Vb voltage is a voltage of the floating power supply, and a U-OUT voltage that is a square wave at a high frequency is used as a reference potential.
- the floating power supply is configured by a combination of a bootstrap diode Db and a bootstrap capacitor C1.
- the bootstrap circuit operates when the U-OUT voltage drops to the ground potential through the IGBT (Q4) when the gate of the low-side IGBT (Q4) is on.
- the bootstrap capacitor C1 is charged through a bootstrap diode Db from a VDD power supply which is a low voltage power supply of 15V.
- the reverse breakdown voltage of the bootstrap diode Db is required to have a breakdown voltage value of about 600 V to 1400 V, which is equivalent to the high breakdown voltage n-channel MOSFET 61.
- the bootstrap capacitor C1 used for charging requires a large capacity of 100 nF or more, so that integration is difficult, and an external tantalum capacitor, ceramic capacitor, or the like is generally used.
- Patent Document 3 suggests that if a pn diode is formed using an SOI (Silicon on Insulator) substrate, the bootstrap diode can have a high breakdown voltage and a hole leak to the substrate can be reduced.
- SOI Silicon on Insulator
- Patent Document 4 a plurality of grooves are two-dimensionally formed on the surface of a silicon substrate, and then the silicon substrate is subjected to heat treatment to change the plurality of grooves into one flat cavity, thereby reducing the cost. It is disclosed that a SON (Silicon On Notifying) structure is formed without causing an increase in reliability and a decrease in reliability.
- Patent Document 5 a first step of implanting ions for forming a microcavity in a desired region of the substrate, a second step of heat-treating the substrate on which the microcavity has been formed by the first step, And the second step includes a high-temperature heat treatment step for exposing the substrate to at least a temperature of 1000 ° C., thereby providing a low-cost and high-quality method for manufacturing a SON semiconductor substrate.
- a bootstrap diode is disposed in a high breakdown voltage junction termination region surrounding the high side drive circuit unit, and a cavity is formed under the anode region and the cathode region of the diode, whereby reverse breakdown voltage is applied. Discloses that a high breakdown voltage can be maintained, and that a hole leak to the substrate can be eliminated when the bootstrap capacitor is charged.
- Patent Document 7 a bootstrap FET (field effect transistor) is arranged in a part of a high voltage junction termination region surrounding the high side drive circuit unit, and the gate of the FET is connected at the timing of charging the bootstrap capacitor.
- a bootstrap emulator function to control is disclosed.
- Patent Document 8 describes an SOI lateral semiconductor device that can obtain a high breakdown voltage and low switching loss even when a thin buried oxide film by the SIMOX method is used. The buried oxidation of a partial SOI substrate formed by oxygen ion implantation is described. It is disclosed that a high voltage IGBT and a MOSFET are arranged in parallel so as to sandwich the film vertically.
- the bootstrap diode Db has a structure in which an n ⁇ layer and an n + buried layer which are Nepi layers are provided on a p ⁇ substrate and p + diffusion is formed as an anode diffusion region. Therefore, in the process of charging the bootstrap capacitor C1, electrons are supplied from the anode electrode of the bootstrap diode Db to the VDD power source, while holes are supplied to the cathode electrode having a low potential.
- a high breakdown voltage n-channel MOSFET which is a level shift element uses a p-type GND region surrounding the periphery as a back gate layer, and an n ⁇ region which is a breakdown voltage region surrounded by the p ⁇ region as a drain drift layer.
- the bootstrap diode is fixed at the VDD potential shown in FIG. 13, and the cathode region is connected to the U-VCC terminal shown in FIG. This is because they cannot be arranged close to each other, and an element isolation structure such as providing a sufficient distance or providing a trench groove and an isolation diffusion layer to each other is required. Therefore, the chip area of the HV gate driver IC is increased and the manufacturing cost is increased.
- FIG. 15 is a plan configuration diagram when both the high voltage n-channel MOSFET and the bootstrap diode described in Patent Document 6 are arranged in the same high voltage junction termination region.
- the potential of the drain layer of the level shifter (high breakdown voltage n-channel MOSFET) and the cathode region 7K of the bootstrap diode shown in FIG. 15 differs between the drain potential and the potential of the U-VCC terminal.
- the drain layer and the anode region 6A are spaced apart from each other by several hundred ⁇ m so that holes from the anode region 6A of the bootstrap diode are not injected into the drain layer during the charging operation of the bootstrap diode.
- the cathode region 7K is prevented from being accidentally injected into the drain layer of the high breakdown voltage n-channel MOSFET when, for example, the electron carrier substituted in the cathode region 7K is in a reverse recovery state where the drain or the cathode region 7K is raised to a high voltage. It is desirable that the drain layer is also separated by several hundred ⁇ m. This is because the high-breakdown-voltage n-channel MOSFET is a level shift element, and if electron carriers are injected into the drain layer, the level shift circuit malfunctions.
- the HV gate driver IC naturally occupies an extra arrangement area. It is inevitable that the chip area increases. Also, the problem of arranging both the high breakdown voltage n-channel MOSFET and the bootstrap diode in the same high breakdown voltage junction termination region is that the chargeability of the bootstrap diode is reduced in addition to the electrical isolation between the elements. is there. In the case of a two-input type level shift circuit, two high breakdown voltage n-channel MOSFETs are required for set and reset signals. By arranging these elements in the high breakdown voltage junction termination region, the anode region of the bootstrap diode This is because the arrangement area of the cathode region can be restricted.
- the gate capacity of the power device (here, power MOSFET) is small, the carrier frequency is about 100 KHz, and the capacity of the bootstrap capacitor to be charged is from 100 nF. Since the capacitance is about 1 ⁇ F, the charging current of the diode when charging the capacitor may be about several tens of mA. However, the capacity of the bootstrap capacitor to be charged is several ⁇ F to several ⁇ F for applications where high frequency such as 500 KHz to 1 MHz is required for applications or inverters for industrial devices with large gate capacities of power devices (in this case, IGBT). The capacity is about 10 ⁇ F.
- the charging current of the diode at the time of charging the capacitor has to flow about several hundred mA.
- the forward voltage (VF) voltage at that time is around several volts, which is the discharge voltage of the capacitor, in order to flow a charging current of several hundred mA level, the drift resistance of the bootstrap diode is lowered, A sufficient element area must be secured.
- An object of the present invention is to provide a semiconductor device capable of suppressing leakage current due to holes flowing to the substrate side when the bootstrap diode is forward biased, and at the same time, increasing the charging current of the bootstrap capacitor and suppressing increase in chip area. It is to provide.
- a semiconductor device includes a p-type semiconductor substrate, an n-type buried layer formed over the semiconductor substrate, and an n-type buried layer formed over the buried layer.
- a p-type semiconductor layer, a floating potential region provided in a part of the semiconductor layer, a p-type formed in a ring shape surrounding the semiconductor layer in a portion where the floating potential region is provided and in contact with the semiconductor substrate A first isolation region, a first isolation region provided below the semiconductor layer between the floating potential region and the first isolation region, a diode formed on the first isolation region, a first A p-type second isolation region that surrounds the region where the diode is arranged apart from the isolation region in a ring shape and reaches the lower part of the semiconductor layer from the surface of the semiconductor layer, and an n-type source formed above the first isolation region Area and the cathode area of the diode Is formed on top of the semiconductor layer between the potential region, it is characterized by and
- the present invention it is possible to suppress the leakage current due to holes flowing to the substrate side when the bootstrap diode is forward biased, and simultaneously increase the charging current of the bootstrap capacitor and suppress the increase in chip area.
- FIG. 2 is a fragmentary cross-sectional view of the high voltage integrated circuit device according to the first embodiment of the present invention (a fragmentary cross-sectional view showing a cross-sectional structure taken along the line IIA-IIA in FIG. 2B);
- FIG. 2 is a plan view of a main part of the high voltage integrated circuit device according to the first embodiment of the present invention
- FIG. 2A is an overall view of a gate drive circuit and a voltage structure surrounding the gate drive circuit
- FIG. FIG. 3 is an enlarged view of an area Fa shown in FIG.
- FIG. 3 is a cross-sectional view of a principal part showing a cross-sectional structure taken along line IIB-IIB in FIG.
- FIG. 4A is a main part plan view of another example of the high voltage integrated circuit device according to the first embodiment of the present invention, and FIG. 4A is an overall view of a gate drive circuit and a voltage structure part surrounding the gate drive circuit.
- (B) is the enlarged view to which the area
- 11 is a circuit configuration in which the gate driving circuit (GDU-U, GDU-V for driving the IGBT of the upper arm in FIG. 10) and the level shift circuit (LSU) and the bootstrap diode (Db) are integrated into one chip.
- FIG. 6 is a cross-sectional view of a main part of a high voltage integrated circuit device according to a second embodiment of the present invention (a cross-sectional view showing a cross-sectional structure at a position corresponding to a line IIA-IIA in FIG. 2).
- FIG. 6 is a cross-sectional view of a main part of a high voltage integrated circuit device according to a second embodiment of the present invention (a cross-sectional view showing a cross-sectional structure at a position corresponding to a line IIA-IIA in FIG. 2).
- FIG. 6 is a cross-sectional view of a main part of a high voltage integrated circuit device according to a third embodiment of the present invention (a cross-sectional view showing a cross-sectional structure at a position corresponding to a line IIA-IIA in FIG. 2).
- FIG. 9 is a cross-sectional view of a main part of a high voltage integrated circuit device according to a fourth embodiment of the present invention (a cross-sectional view showing a cross-sectional structure at a position corresponding to the IIA-IIA line in FIG. 2). It is a principal part block diagram which shows the power module which comprises the inverter for motor control, and the main circuit drive circuit which drives this power module.
- FIG. 11 is an essential part arrangement diagram of each element when the main circuit driving circuit of FIG. 10 is configured by a high voltage integrated circuit device. It is a basic block diagram of the level shift circuit of FIG. 11 is a circuit configuration in which the gate driving circuit (GDU-U, GDU-V for driving the IGBT of the upper arm in FIG. 10) and the level shift circuit (LSU) and the bootstrap diode (Db) are integrated into one chip.
- FIG. It is principal part sectional drawing of the HV gate driver IC at the time of integrating the circuit for a gate drive, and a bootstrap diode on an epitaxial substrate.
- FIG. 10 is a plan configuration diagram in the case where both a high breakdown voltage n-channel MOSFET and a bootstrap diode described in Patent Document 6 are arranged in the same high breakdown voltage junction termination region. It is a figure at the time of connecting a floating region and a diode isolation layer, and forming a bootstrap diode in a region surrounded by the floating region and the diode isolation layer.
- the present invention is not limited to the description of the first to fourth embodiments described below unless it exceeds the gist.
- hatching that represents a cross section is omitted for easy understanding of the drawings.
- the high voltage integrated circuit device 100 includes an n ⁇ type as a surface layer on the surface of a p ⁇ type semiconductor substrate 1 made of, for example, single crystal silicon.
- the high voltage integrated circuit device 100 is mainly composed of a semiconductor substrate on which an epitaxial growth layer (semiconductor layer) 2 is formed. Further, the high voltage integrated circuit device 100 according to the first embodiment of the present invention is formed by diffusion at a depth of about 2 ⁇ m to 10 ⁇ m from the surface of the semiconductor substrate 1 or by epitaxial growth on the surface of the semiconductor substrate 1. An n ⁇ type buried layer 50 is provided. Further, the high voltage integrated circuit device 100 according to the first embodiment of the present invention includes a p-channel MOSFET 31 and a p-type offset region 21 disposed on the epitaxial growth layer 2 on the buried layer 50, and the offset region 21. And an n-channel MOSFET 32. The p-channel MOSFET 31 and the n-channel MOSFET 32 constitute a CMOS circuit 33. The CMOS circuit 33 is a logic circuit.
- the high voltage integrated circuit device 100 is formed in a ring shape so as to surround the CMOS circuit 33 on the epitaxial growth layer 2 as shown in FIG. 1 and FIG. N + -type cathode region 7 formed, a p + -type anode region 6 formed in a ring shape so as to surround the cathode region 7 away from the cathode region 7, and the anode away from the anode region 6
- a p-type floating region (second isolation region) 5 formed in a ring shape so as to surround the region 6 is provided.
- the cathode region 7 and the anode region 6 form a bootstrap diode Db.
- the high voltage integrated circuit device 100 is formed so as to surround the floating region 5 apart from the floating region 5, and is a p-type deep region to which the GND potential is applied (the first deep region). 1 separation region) 4.
- circuits of other phases V phase, W phase
- X-phase, Y-phase, and Z-phase circuits can be formed on the same semiconductor substrate.
- the high voltage integrated circuit device 100 includes a cavity (first structure) formed so as to be in contact with the floating region 5 and the p-type diode isolation layer (third isolation region) 52. 1 insulation isolation region) 3.
- the cavity 3 is formed by forming a number of minute trenches in the buried layer 50 from the surface of the buried layer 50 and performing an annealing process. Therefore, the cavity 3 is formed inside the buried layer 50.
- the diode isolation layer 52 is surrounded by the cathode region 7.
- the deep region 4 is a region for fixing the potential of the semiconductor substrate 1 to, for example, the GND potential.
- the p-type base region 4a is a diffusion layer selectively formed on the epitaxial growth layer 2, and is used as a back gate layer of the high breakdown voltage n-channel MOSFET 62 that is a level shift device.
- the high breakdown voltage n-channel MOSFET 62 has two MOSFETs 62a for setting and 62b for resetting (see FIG. 2B).
- an n + type source region 55 and a p + type contact region 56 of the high breakdown voltage n-channel MOSFET 62 are formed.
- a gate electrode 53 made of polysilicon is disposed via a gate oxide film 37 (SiO 2 or the like) as a gate insulating film.
- the p-type deep region 4 and the p-type base region 4a are in contact with each other, but may be formed apart from each other.
- an n + type source region 55 is formed above the base region 4a, and a p + type contact region 56 is formed above each of the deep region 4 and the base region 4a.
- a p-type high-side isolation layer (fourth isolation region) 51 is formed so as to contact the cavity 3 disposed under the CMOS circuit 33 so as to surround the CMOS circuit 33. Yes.
- an n + -type drain contact region 57 is formed on the surface of the epitaxial growth layer 2 (region E) surrounded by the high-side isolation layer 51 and the diode isolation layer 52.
- a drain electrode 54 is formed thereon.
- the cavity 3 is not formed at the bottom of the epitaxial growth layer 2 surrounded by the high side isolation layer 51 and the diode isolation layer 52.
- the level shift resistor RL is connected to the drain electrode 54, and the other end of the level shift resistor RL is connected to the U-VCC terminal 13.
- the deep region 4 is connected to the GND terminal 11, and the anode region 6 is connected to the VDD terminal 12.
- the cathode region 7 is connected to the U-VCC terminal 13.
- the U-VCC terminal 13 is connected to the high potential side of the external bootstrap capacitor C 1, and further connected to the p + type source region 18 of the p channel MOSFET 31 constituting the CMOS circuit 33.
- the low potential side of the bootstrap capacitor C 1 is connected to the n + -type source region 22 of the n-channel MOSFET 32 constituting the CMOS circuit 33 and further connected to the U-OUT terminal 14.
- the p + -type drain region 19 of the p-channel MOSFET 31 and the n + -type drain region 23 of the n-channel MOSFET 32 are connected to each other and connected to the U-GATE terminal 15.
- the floating potential region 34 in which the CMOS circuit 33 is formed is connected to the high potential side of the bootstrap power supply.
- the VDD terminal 12 is a high potential side terminal of a VDD power source (control power source) 16 that drives the low side circuit, and the VDD power source 16 is a low voltage power source of several tens of volts.
- the U-VCC terminal 13 is a high potential side terminal of the bootstrap capacitor C1 that drives the high side circuit.
- the intermediate potential of the U-OUT terminal 14 varies between the high potential side potential VCC2H and the low potential side potential VCC2L of the main power supply VCC2.
- the high side isolation layer 51 and the diode isolation layer 52 are partially connected as shown in FIG.
- each of the deep region 4, the floating region 5, the anode region 6, the cathode region 7, the diode isolation layer 52, and the high-side isolation layer 51 has a planar shape that is a floating potential region 34. It is formed in an annular shape closed so as to surround.
- reference numerals 8, 9, 10, 26, 27, 29, 30, and 54 are electrodes connected to each layer, and 25, 28, and 53 are gate electrodes.
- Reference numerals 20 and 57 and 24 and 56 are regions to be contacts.
- the anode region 6 has a structure in which a p + type region serving as a contact layer is formed above a p-type region (not shown), and the cathode region 7 is in contact with an upper part of an n-type region (not shown). It has a structure in which an n + type region to be a layer is formed. 1 and 3, the p-type region and the n-type region are omitted.
- the floating region 5, the diode isolation layer 52, and the high side isolation layer 51 are floating regions where the potential is not fixed.
- the FET may be a MOS type in which the gate insulating film is an oxide film, or a MIS type in which the gate insulating film is an insulating film such as a silicon oxide film, a silicon nitride film, or a laminated film thereof.
- a cavity 3 is selectively formed above the buried layer 50.
- the cavity 3 is formed at least below the bottom of the bootstrap diode Db (bottom), between the drain contact region 57 of the high breakdown voltage n-channel MOSFET 62 (bottom), and below the floating potential region 34 (bottom).
- Floating region 5, high side isolation layer 51, and diode isolation layer 52 are formed in contact with cavity 3, respectively.
- the high-side isolation layer 51 and the diode isolation layer 52 form one connected region in the portion without the drain contact region 57 of the high breakdown voltage n-channel MOSFET 62, and both have the same potential.
- Each of floating region 5, high side isolation layer 51, and diode isolation layer 52 is formed so as to reach the bottom from the surface of epitaxial growth layer 2 in the depth direction.
- the cavity 3 provided below the epitaxial growth layer 2 so as to cover the lower portion of the region where the bootstrap diode Db is formed corresponds to the first insulating isolation region of the present invention.
- the cavity 3 provided below the epitaxial growth layer 2 so as to cover the lower side of the logic circuit (floating potential region 34) corresponds to the second insulating isolation region of the present invention.
- the region where the bootstrap diode Db of the epitaxial growth layer 2 is formed has the same thickness as the floating potential region 34 where the CMOS circuit (logic circuit) 33 is formed, and the island is formed so as to surround the floating potential region 34 on the buried layer 50. Arranged in a shape.
- the deep region 4 is provided in a ring shape so as to surround the region where the bootstrap diode Db of the epitaxial growth layer 2 is formed, and is separated from the floating potential region 34 and reaches the semiconductor substrate 1 from the surface of the epitaxial growth layer 2. Is formed.
- the floating region 5 is provided in a ring shape so as to surround the epitaxial growth layer 2 where the bootstrap diode Db is formed, away from the deep region 4, and penetrates from the surface of the epitaxial growth layer 2 to the cavity 3. The cavity 3 is reached.
- LOCOS is selectively formed on the surface of the epitaxial growth layer 2, and an active portion without LOCOS is connected to a GND electrode 8 connected to the deep region 4, an anode electrode 9 connected to the anode region 6, and a cathode region 7.
- a cathode electrode 10 and the like are formed.
- a GND terminal 11 is connected to the GND electrode 8
- a VDD terminal 12 is connected to the anode electrode 9
- a U-VCC terminal 13 is connected to the cathode electrode 10.
- the high breakdown voltage n-channel MOSFET 62 and the level shift resistor RL constitute a level shift circuit LSU.
- the potential of the drain contact region 57 is the ground potential when the high-breakdown-voltage n-channel MOSFET 62 is on, and the potential of the U-VCC terminal 13 when it is off.
- the potential of the U-VCC terminal 13 is a potential obtained by adding the voltage (fixed voltage) of the VDD power supply 16 to the potential of the U-OUT terminal 14.
- FIG. 4 is a plan view of a main part of another example of the high voltage integrated circuit device 100 according to the first embodiment of the present invention.
- FIG. 4A shows a gate drive circuit (GDU) and a voltage resistance surrounding it.
- FIG. 4B is an enlarged view of the entire structure,
- FIG. 4B is an enlarged view of the region Fb shown in FIG.
- a high voltage integrated circuit device 100 shown in FIG. 4 is a modification of the high voltage integrated circuit device 100 according to the first embodiment of the present invention, but is different from the semiconductor device according to the first embodiment of the present invention. Is as follows. That is, the difference from FIG. 2 is that, in FIG. 2, the planar shape of the high-side isolation layer 51 is formed in an annular shape surrounding the floating potential region 34, but in FIG.
- the floating region 5 and the diode isolation layer 52 can be connected, and the bootstrap diode Db can be formed in a region surrounded by the floating region 5 and the diode isolation layer 52.
- FIG. 5 shows the gate drive circuit of FIG. 11 (GDU-U, GDU-V that drives the IGBT of the upper arm of FIG. 10), the level shift circuit (LSU), and the bootstrap diode (Db) on one chip. It is a circuit block diagram in the case.
- FIG. 5 also shows an upper arm output element Q1 (U phase) and a lower arm output element Q4 (X phase) constituting the main circuit, diodes D1 and D4 and a bootstrap capacitor C1 connected in antiparallel thereto.
- U phase an upper arm output element
- Q4 X phase
- connection point between the upper arm output element Q1 and the lower arm output element Q4 is an intermediate point terminal OUT of the main circuit, is connected to the U-OUT terminal 14 of the high voltage integrated circuit device 100, and is connected to a load (not shown) Connected to a motor).
- the U-OUT terminal 14 (OUT terminal) is at an intermediate potential and fluctuates between the high potential side potential VCC2H and the low potential side potential VCC2L of the high voltage power source VCC2 which is the main circuit power source.
- IGBTs are used as the external upper arm output element Q1 and the lower arm output element Q4 .
- other output elements such as MOSFET (MOS field effect transistor), GTO thyristor (gate turn-off thyristor), thyristor, SIT (electrostatic induction transistor), SI (electrostatic induction) thyristor may be used. I do not care.
- An upper arm diode D1 (freewheeling diode) is connected to the upper arm output element Q1
- a lower arm diode D4 freewheeling diode
- the output terminal X-GATE of the lower arm driver GDU-X of the HV gate driver IC is connected to the control electrode of the external lower arm output element Q4.
- the upper arm driver GDU-U is a high side circuit in the floating potential region 34
- the lower arm driver GDU-X is a low side circuit fixed at a low potential (ground potential).
- the driver GDU-X receives a lower arm control signal directly from the control circuit unit CU.
- the upper arm driver GDU-U includes an upper arm CMOS inverter, an upper arm buffer amplifier, and an upper arm control logic.
- the lower arm driver GDU-X includes a lower arm CMOS inverter, a lower arm buffer amplifier, and a lower arm control logic.
- the bootstrap capacitor C1 When the upper arm output element Q1 is off and charging is performed only during the period when the potential of the intermediate point terminal OUT is lowered to the ground potential, the on time (or the high side switch of the low side switch (lower arm output element Q4)) The (off-time of the upper arm output element Q1) must be long enough for the charge drawn from the bootstrap capacitor C1 by the upper arm driver GDU-U to be completely replenished.
- the bootstrap diode Db is a pn diode, and the cathode region 7, the anode region 6, and the floating region 5 of Db are formed in the epitaxial growth layer 2 on the cavity 3.
- the thickness of the semiconductor layer including the buried layer 50 on the cavity 3 and the epitaxial growth layer 2 is, for example, 14 ⁇ m. If the thickness of the cavity 3 is 6 ⁇ m or more, the cavity 3 may be crushed by the weight of the epitaxial growth layer 2 on the cavity 3. Therefore, the thickness of the cavity 3 is preferably 6 ⁇ m or less. Further, assuming a high voltage level shifter with a rated voltage of 1200 V class, a semiconductor substrate 1 having a specific resistance of about 250 to 400 ⁇ ⁇ cm is used.
- the buried layer 50 located under the cavity 3 and also used as the drain drift region of the high breakdown voltage n-channel MOSFET 62 is formed by forming an epitaxial growth layer having an epi thickness of about 2 to 10 ⁇ m on the semiconductor substrate 1 or the semiconductor substrate.
- the diffusion depth Xj is made to be about 2 to 10 ⁇ m by high-temperature drive processing at 1100 to 1200 ° C. from the surface of 1.
- a method for forming the cavity 3 of the SON structure will be described.
- a mask oxide film thermal oxidation
- the trench is etched by dry etching after patterning the trench hole.
- the mask oxide film is removed by wet etching, and annealing is performed in an inert gas atmosphere (eg, hydrogen gas) at a high temperature of 1000 to 1200 ° C. After this annealing, the upper part of the trench hole pattern is closed and the cavity 3 is formed.
- an inert gas atmosphere eg, hydrogen gas
- the cavity 3 may be formed by forming porous silicon by electrolytic etching or the like and performing an annealing process in an inert gas atmosphere at a high temperature. After the formation of the cavity 3, the epitaxial growth layer 2 is formed.
- the impurity concentration of the epitaxial growth layer 2 is about 1 ⁇ 10 14 to 1 ⁇ 10 16 / cm 3 .
- the floating region 5 in contact with the cavity 3, the deep region 4 connected to the GND terminal 11, and the anode region 6 and the cathode region 7 of the bootstrap diode Db are formed on the cavity 3, respectively.
- ion implantation of phosphorus and boron is performed by forming masks.
- the dose amount is as follows.
- the anode region 6 of the bootstrap diode Db is 1 ⁇ 10 12 to 1 ⁇ 10 14 / cm 2
- the cathode region 7 of the bootstrap diode Db is 1 ⁇ 10 15 / cm 2
- the floating region 5 is 1 ⁇ 10 12 to 5 ⁇ . 10 14 / cm 2
- the deep region 4 is about 1 ⁇ 10 12 to 5 ⁇ 10 14 / cm 2 .
- annealing is performed at about 1100 to 1200 ° C. for about 10 hours after the ion implantation.
- the floating region 5 can suppress leakage current due to holes from the anode region 6 of the bootstrap diode Db connected to the VDD terminal 12 to the semiconductor substrate 1 connected to the GND terminal 11.
- the high-side isolation layer 51 and the diode isolation layer 52 can also be formed simultaneously with the floating region 5.
- the anode region 6 and the cathode region 7 of the bootstrap diode Db may be diffused to the cavity 3.
- a gap is provided between the bootstrap diode Db so that the anode region 6, the floating region 5, and the deep region 4 are not connected.
- the interval between the anode region 6 and the cathode region 7 of the bootstrap diode Db is set to about 100 ⁇ m, and the interval between the anode region 6 and the floating region 5 is an interval that does not punch through with the voltage of the VDD power supply 16 (for example, about 15 V). To do.
- the high breakdown voltage n-channel MOSFET 62 includes a source region 55 formed on the surface of the deep region 4, a gate electrode 53 a disposed on the deep region 4 via a gate oxide film 37, and a drain contact region 57. Further, the drain drift region of the high breakdown voltage n-channel MOSFET 62 is the epitaxial growth layer 2 between the floating region 5 and the deep region 4, the epitaxial growth layer 2 surrounded by the high-side isolation layer 51 and the diode isolation layer 52, and the buried layer 50. Composed.
- the buried layer 50 is used as a drain drift region, and sufficient signal transmission as a level shift device is performed on the high-side CMOS circuit 33 ( Logic circuit).
- LOCOS which is a field oxide film
- an interlayer insulating film that is a silicon oxide film such as TEOS (tetraethoxysilane) or BPSG (boron / phosphorus glass) and a passivation film that is a silicon nitride film are provided.
- TEOS tetraethoxysilane
- BPSG boron / phosphorus glass
- passivation film that is a silicon nitride film
- the epitaxial growth layer 2 between them, the epitaxial growth layer 2 between the floating region 5 and the cathode region 7, and the epitaxial growth layer 2 surrounded by the high-side isolation layer 51 and the diode isolation layer 52 may be formed.
- annealing is performed at 1100 to 1200 ° C. for about 10 hours to diffuse these n regions to the depth of the cavity.
- the concentration of these n regions is about 1 ⁇ 10 14 to 1 ⁇ 10 17 / cm 3 .
- the deep region 4, the floating region 5, the high-side isolation layer 51, and the diode isolation layer 52 in FIG. 1 are replaced with ap ⁇ type epitaxial growth layer.
- the high voltage integrated circuit device 100 by providing the floating region 5, when charging the external bootstrap capacitor C ⁇ b> 1, the semiconductor substrate 1 can be charged. Therefore, the high withstand voltage integrated circuit device 100 having a highly functional gate drive circuit with low power consumption can be realized. Further, by arranging the bootstrap diode Db and the high breakdown voltage n-channel MOSFET 62 in the vertical direction of the cavity 3, the area of the HV gate driver IC can be reduced, and there is no mutual influence between these devices and the bootstrap with less malfunction. A circuit can be configured. Further, since the cavity 3 may be partially formed in the island region (band-shaped ring region) of the bootstrap diode Db, the influence on the warp of the wafer (p ⁇ type semiconductor substrate 1) is small.
- the insulating isolation region is the SON structure cavity 3, but the SOI structure may be an insulating film.
- an SOI structure insulating film which is an insulating isolation region is formed in an n-type semiconductor layer composed of the buried layer 50 and the epitaxially grown layer 2.
- the thickness of the oxide film is 15 ⁇ m with a breakdown voltage of about 1500 V (the relative dielectric constant of the oxide film is 3.9).
- the oxide film it is necessary to make it about 4 times thicker than the case of the cavity 3, so that the manufacturing cost increases.
- an oxide film may be used instead of the cavity 3.
- the formation of the cavity 3 requires only the addition of a trench hole forming process (mask oxidation, patterning, trench etching) and a hydrogen annealing process, and thus can reduce the manufacturing cost as compared with the case where an SOI substrate using an oxide film is used. it can.
- a trench hole forming process mask oxidation, patterning, trench etching
- a hydrogen annealing process hydrogen annealing process
- Vbr Ecr ⁇ (d / 2 + Tox ⁇ ⁇ si / ⁇ ox) (1)
- Ecr is the critical electric field
- d is the thickness of the n ⁇ type semiconductor layer
- Tox is the thickness of the dielectric layer
- ⁇ si is the relative permittivity of silicon
- ⁇ ox is the relative permittivity of the dielectric.
- the permittivity ⁇ cavity of the cavity 3 corresponding to ⁇ ox is 1
- Ecr 3 ⁇ 10 5 (V / cm)
- d 10 ⁇ m
- ⁇ si 11.7
- the thickness of the cavity 3 is about 1/4 of the thickness of the oxide film when the SOI substrate is used.
- the withstand voltage of the level shifter LSU and the bootstrap diode Db mounted on the high withstand voltage integrated circuit device 100 varies in the specific resistance of the n ⁇ semiconductor layer (epitaxial growth layer 2) and the thickness of the cavity 3 when the rated voltage is 1200V. Further, considering the actual breakdown voltage of power transistors Q1 and Q4 as external components, a breakdown voltage of about 1500 V is required at the minimum. From the above equation (1), it is understood that the n ⁇ semiconductor layer (epitaxial growth layer 2) or the dielectric layer may be thickened to increase the breakdown voltage of the dielectric isolation high breakdown voltage integrated circuit device. When the layer is the cavity 3, if the cavity 3 is thickened, the cavity 3 is crushed by the weight of the semiconductor layer on the cavity 3. Therefore, the thickness of the cavity 3 is preferably about 4 to 6 ⁇ m.
- FIG. 6 shows a carrier (electron) when the depletion layer 90, the high breakdown voltage n-channel MOSFET 62, and the bootstrap diode Db are turned on when a high voltage is applied to the cathode region 7 and the drain contact region 57 in FIG. 91, holes 92),
- FIG. 6A is a diagram of a depletion layer
- FIG. 6B is a diagram showing a carrier flow.
- the potential of the U-VCC terminal 13 is a potential obtained by adding the potential of the VDD terminal 12 to the potential of the U-OUT terminal 14.
- the lower arm output element Q4 which is the X phase of the main circuit is turned on, the potential of the U-OUT terminal 14 becomes the ground potential, and the potential of the U-VCC terminal 13 becomes the potential of the VDD terminal 12.
- the bootstrap diode Db is forward biased.
- the high breakdown voltage n-channel MOSFET 62 is turned on and Q1 is in the off state. Due to this forward bias, holes 92 flow from the anode region 6 toward the cathode region 7, and electrons 91 flow from the cathode region 7 toward the anode region 6.
- Conductivity modulation occurs in the epitaxial growth layer 2 which is the drift region, and a current I flows in a low on-voltage state.
- This current I is divided into a current I1 that charges the bootstrap capacitor C1 and a current I2 that flows to the drain contact region 57 because the high voltage n-channel MOSFET 62 is on. Since the current I2 flows through the level shift resistor RL, the current I2 is small, and most of the current I flows as the current I1. By increasing the current I1, it is possible to quickly charge the bootstrap capacitor C1 whose voltage has dropped due to discharge. By providing the floating region 5, the cavity 3, and the diode isolation layer 52, the holes 92 injected from the anode region 6 are prevented from leaking to the semiconductor substrate 1. As a result, the leakage current to the semiconductor substrate 1 can be suppressed.
- the buried layer 50 which is the drift region of the high breakdown voltage n-channel MOSFET 62
- the area occupied by the high breakdown voltage n channel MOSFET 62 is distributed to the bootstrap diode Db. Therefore, the area of the bootstrap diode Db can be increased.
- a large current I1 can flow through the bootstrap diode Db, and the bootstrap capacitor C1 can be charged quickly as described above. As a result, the frequency of the inverter device can be increased.
- the SON structure cavity 3 is formed as an insulating isolation region in the buried layer 50 of the semiconductor substrate 1, the epitaxial growth layer 2 on the cavity 3 is used as a drift region of the bootstrap diode Db, and The buried layer 50 under the cavity 3 is used as the drain drift region of the high breakdown voltage n-channel MOSFET 62 which is a level shift device.
- the bootstrap diode Db and the high breakdown voltage n-channel MOSFET 62 are separated from each other by the cavity 3 and a p-type diffusion layer (p-type floating region 5 and p-type diode isolation layer 52), so that the bootstrap capacitor C1 is charged. Leakage current due to holes in the semiconductor substrate 1 can be suppressed. In addition, since the entire high-voltage junction termination region can be used as the bootstrap diode Db, the charging current can be utilized to the maximum. Furthermore, since the high breakdown voltage n-channel MOSFET 62 is disposed below the bootstrap diode Db, it is not necessary to dispose the high breakdown voltage n-channel MOSFET 62 in another region, and an increase in chip area can be suppressed.
- the high voltage integrated circuit device 200 according to the second embodiment of the present invention is different from the high voltage integrated circuit device 100 according to the first embodiment of the present invention in the following configuration. Yes. That is, in the high voltage integrated circuit device 100 according to the first embodiment of the present invention, the p-type high-side isolation layer 51 and the p-type diode isolation layer 52 are in a floating state. In contrast, in the high voltage integrated circuit device 200 according to the second embodiment of the present invention, the p + type contact region 51 a and the p type diode isolation layer 52 are formed above the p type high side isolation layer 51.
- P + -type contact regions 52a are formed respectively, and the U-OUT terminal 14 is connected to the contact regions 51a and 52a. With such a configuration, it is possible to suppress malfunction of the CMOS circuit 33 when a negative voltage surge is applied to the U-OUT terminal 14.
- a high voltage integrated circuit device 200 having an HV gate driver IC with a high negative voltage surge resistance can be realized.
- the effects described in the first embodiment can be obtained in the same manner.
- the impurity concentration in the upper part of the high side isolation layer 51 and the diode isolation layer 52 is sufficiently high and is in ohmic contact with the external wiring, the impurity in the upper part of each of the high side isolation layer 51 and the diode isolation layer 52 The regions with high concentration become contact regions 51a and 52a.
- a p-type base region 4a is formed above the p-type deep region 4 as shown in FIG.
- the p-type base region 4 a is not formed, and n + is formed above the deep region 4.
- a mold source region 55 is formed.
- the p-type base region 4a may not be formed.
- the base region 4a and the deep region 4 are formed separately, it is easier to control the impurity concentration of the back gate of the high breakdown voltage n-channel MOSFET 62.
- a high voltage integrated circuit device 300 according to the third embodiment of the present invention is different from the high voltage integrated circuit device 100 according to the first embodiment described above in the following configuration. . That is, as shown in FIG. 1, in the high voltage integrated circuit device 100 according to the first embodiment of the present invention, a high voltage n-channel MOSFET 62 is formed in the epitaxial growth layer 2 between the high side isolation layer 51 and the diode isolation layer 52. The n + -type drain contact region 57 is provided, and the cavity 3 is arranged below the high-side isolation layer 51 and the floating potential region 34.
- the high side isolation layer 51 and the diode isolation layer 52 are not provided as shown in FIG.
- the configuration of the high breakdown voltage n-channel MOSFET 63 is different from that of the high breakdown voltage n-channel MOSFET 62.
- the cavity 3 below the floating potential region 34 is not provided.
- the drain contact region 57 and the cathode region 7 of the bootstrap diode Db and the n + type contact region 20 of the p-channel MOSFET 31 are arranged.
- Each distance L is sufficiently widened.
- the holes 92 injected from the anode region 6 of the bootstrap diode Db are drawn from the cathode region 7 and the drain contact region 57.
- the yield rate can be improved.
- the distance between the drain contact region 57 and the n + -type contact region 20 is preferably 100 ⁇ m or more in consideration of the above resistance conditions. Further, in order to shorten the distance between the drain contact region 57 and the contact region 20, a p-type diffusion layer may be disposed on the epitaxial growth layer 2 to increase the resistance value of the parasitic resistance RR1. In FIG. 8, the anode region 6 is prevented so that the holes 92 injected from the anode region 6 enter the cathode region 7 and the drain contact region 57 and do not enter the high-side contact region 20 and the p + -type source region 18. The distance L is made larger than the diffusion length of the holes 92 injected from.
- the holes 92 indicated by the dotted lines disappear by recombination before reaching the contact region 20 or the + -type source region 18.
- the diffusion length of the holes 92 is about several tens of ⁇ m.
- a high voltage integrated circuit device 400 according to the fourth embodiment of the present invention is different from the high voltage integrated circuit device 100 according to the first embodiment in the following configuration. . That is, as shown in FIG. 1, in the high voltage integrated circuit device 100 according to the first embodiment of the present invention, a high side isolation layer is provided between the drain contact region 57 and the floating potential region 34 of the high voltage n-channel MOSFET 62. 51 is provided, and the cavity 3 is arranged below the high-side isolation layer 51 and the floating potential region 34. On the other hand, in the high voltage integrated circuit device 400 according to the fourth embodiment of the present invention, as shown in FIG. 9, the high side isolation layer 51 is not provided, and the cavity 3 below the floating potential region 34 is also provided. Not provided.
- the distance L between the drain contact region 57 and the contact region 20 is sufficiently widened. As described above, by sufficiently widening the distance L, a malfunction of level shift can be suppressed. Similar to the third embodiment, the resistance value of the parasitic resistance RR1 between the drain contact region 57 and the contact region 20 needs to be larger than the resistance value of the level shift resistor RL.
- the distance between the drain contact region 57 and the contact region 20 is preferably 100 ⁇ m or more in consideration of the above resistance conditions. Further, in order to shorten the distance between the drain contact region 57 and the contact region 20, a p-type diffusion layer may be disposed on the epitaxial growth layer 2 to increase the resistance value of the parasitic resistance RR1.
- the present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the scope of the invention.
- the semiconductor device according to the first to fourth embodiments of the present invention the case where a silicon semiconductor substrate is used as the semiconductor substrate has been described.
- the present invention is not limited to this, for example, silicon carbide ( It can be applied to a semiconductor device using a semiconductor substrate such as SiC) or gallium nitride (GaN).
- the semiconductor device according to the present invention suppresses the leakage current due to holes flowing to the substrate side when the bootstrap diode is forward biased, and at the same time increases the charging current of the bootstrap capacitor and suppresses the increase in the chip area. This is useful for a semiconductor device having a high voltage MOSFET and a bootstrap diode on the same substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
従来、このパワーデバイスの駆動および制御は、フォトカプラなどの半導体素子やトランスなどの電子部品を組み合わせて構成した電子回路によって行っていた。しかし、近年LSI(大規模集積回路)技術の進歩により、定格電圧が1200Vまでの高耐圧集積回路装置が実用化されている。
この図10ではパワーモジュール71はパワーデバイスであるIGBTとダイオードによって構成されている。また、IGBTの代わりにMOSFETであっても良い。図10ではIGBTは上アーム出力素子Q1~Q3、下アーム出力素子Q4~Q6、ダイオードはD1~D6で示されている。
主電源VCC2の高電位側端子(=VCC2H端子)は、Q1、Q2、Q3のコレクタに接続し、低電位側端子(=VCC2L端子)は、Q4、Q5、Q6のエミッタに接続する。
主電源VCC2は、通常AC100~400Vと高電圧である。特にQ4,Q5,Q6がそれぞれオフ状態で、Q1,Q2,Q3がオン状態の時はQ1,Q2,Q3のエミッタ電位がそれぞれ高電圧になる。
そのため、これらのゲートを駆動する場合にエミッタ電位より更に高い電圧で駆動しなければならない。
また、主回路駆動回路72の入出力端子I/O(Input/Output)は通常マイクロコンピュータへ接続され、そのマイクロコンピュータによりパワーモジュール71で構成されるインバータ回路全体の制御がなされる。主回路駆動回路72を高耐圧集積回路装置で構成した場合について一例を示す。
図12はLSU(レベルシフト回路)の基本構成図である。基本構成としては高耐圧nチャネルMOSFET61と抵抗RL1が用いられる。高耐圧nチャネルMOSFET61はCU(制御回路)からの信号S1をGDU-U,V,Wへレベルシフトするためのものである。LSUは、高耐圧nチャネルMOSFET61と抵抗RL1との間から、上アームGDUへ入力される信号S2が出力される。
このLSUに用いられる高耐圧nチャネルMOSFET61は三相モータ70を駆動するIGBT(上下アーム出力素子Q1~Q6)と同等の600Vから1400V程度の耐圧が要求される。
図13は、図10の上アーム出力素子Q1を駆動する図11に示したGDU-UとGDU-X、及びLSU及びブートストラップダイオードDbを1チップ化した場合の回路構成図である。勿論、GDU-V,GDU-Wも同様の構成をしている。
図14は、エピタキシャル基板上に図13に示した高耐圧集積回路装置を形成した場合の要部断面図を示し、図13に示したGDU-U及びブートストラップダイオードDbを示している。
図13に記載のLSU(レベルシフト回路)は、レベルアップ側のレベルシフト回路のみ示している。
このVb電圧はフローティング電源の電圧であり、高周波での方形波となるU-OUT電圧を基準電位とする。図13に示すように、フローティング電源はブートストラップダイオードDbとブートストラップコンデンサC1の組み合わせによって構成される。
また、逆にハイサイド側のIGBT(Q1)のゲートがオンしている期間では、U-OUT端子の電圧は、VCC2端子の電圧または、過渡的にはサージでそれ以上の高電圧になる。そのため、ブートストラップダイオードDbの逆耐圧は、高耐圧nチャネルMOSFET61と同等の600Vから1400V程度の耐圧値が要求される。
ここで充電に使用されるブートストラップコンデンサC1は、100nF以上の大容量が必要であるため、集積化は難しく、外付けのタンタルコンデンサ、セラミックコンデンサなどを使用するのが一般的である。
また、特許文献4では、シリコン基板の表面に複数の溝を2次元的に配列形成した後、シリコン基板に熱処理を施すことによって、複数の溝を1つの平板状の空洞に変えることで、コストの上昇や、信頼性の低下を招かずにSON(Silicon On Nothing)構造を形成することが開示されている。
また、特許文献6では、ブートストラップダイオードをハイサイド駆動回路部を取り囲む高耐圧接合終端領域に配置し、ダイオードのアノード領域とカソード領域の下に空洞を形成することによって、逆耐圧がかかる際には高耐圧を維持することができ、また、ブートストラップコンデンサを充電する際には、基板への正孔リークを無くすことができることが開示されている。
また、特許文献8では、SIMOX法による薄い埋め込み酸化膜を用いても高耐圧と低スイッチング損失が得られるSOI横型半導体装置について記述されており、酸素イオン注入によって形成された部分SOI基板の埋め込み酸化膜を上下に挟むように高耐圧のIGBTとMOSFETが並列に配置されていることが開示されている。
そのため、ブートストラップコンデンサC1を充電する過程で、ブートストラップダイオードDbのアノード電極からVDD電源へ電子を供給する一方、電位の低いカソード電極へホールが供給される。
また、特許文献6や特許文献7に示すように、ブートストラップダイオードもしくはブートストラップFET素子を、ハイサイド駆動回路を取囲んでいる高耐圧接合終端領域に配置する際には、同じく高耐圧接合終端領域内に配置される高耐圧nチャネルMOSFET(図12の61に相当する)が一般的にはセット、リセット信号用に2つ必要であり、それぞれの配置領域に制約が発生する。
また、高耐圧nチャネルMOSFETとブートストラップダイオードの両方を同じ高耐圧接合終端領域に配置することの課題は、互いの素子の電気的な分離以外にブートストラップダイオードの充電能力を減少させるという点もある。2入力方式のレベルシフト回路であれば、高耐圧nチャネルMOSFETはセット、リセット信号用の2つが必要であり、これらの素子を高耐圧接合終端領域に配置することで、ブートストラップダイオードのアノード領域およびカソード領域の配置面積に制約ができるためである。
本明細書及び添付図面においては、nまたはpを冠記した層や領域では、それぞれ電子または正孔が多数キャリアであることを意味する。また、nやpに付す+及び-は、+及び-の付されていない半導体領域に比してそれぞれ相対的不純物濃度が高いまたは低い半導体領域であることを意味する。
なお、以下の第1乃至第4の実施形態の説明および添付図面において、同様の構成には同一の符号を付し、重複する説明を省略する。
また、第1乃至第4の実施形態で説明される添付図面は、見易くまたは理解し易くするために正確なスケール、寸法比で描かれていない。本発明はその要旨を超えない限り、以下に説明する第1乃至第4の実施形態の記載に限定されるものではない。
また、第1乃至第4の実施形態で説明される添付図面のうち、図1、図3、図6乃至図9では、図面を見易くするために断面を表すハッチングを省略している。
(第1の実施形態)
図1乃至図3は、例えば図10、図11で示したブリッジ回路のハイサイド側のU相、V相、W相のうち、U相のゲート駆動回路部分(GDU-U、LSUおよびブートストラップダイオードDb)に関係する箇所の図を示している。
図1に示すように、本発明の第1の実施形態に係る高耐圧集積回路装置100は、例えば単結晶シリコンからなるp-型の半導体基板1の表面上に表面層としてのn-型のエピタキシャル成長層(半導体層)2が形成された半導体基体を主体に構成されている。また、本発明の第1の実施形態に係る高耐圧集積回路装置100は、半導体基板1の表面から2μm~10μm程度の深さで拡散により形成するか、もしくは半導体基板1の表面上にエピタキシャル成長により形成されたn-型の埋め込み層50を備えている。また、本発明の第1の実施形態に係る高耐圧集積回路装置100は、埋め込み層50上のエピタキシャル成長層2の上部に配置されたpチャネルMOSFET31およびp型のオフセット領域21と、オフセット領域21内に形成されたnチャネルMOSFET32ととを備えている。このpチャネルMOSFET31とnチャネルMOSFET32は、CMOS回路33を構成している。このCMOS回路33はロジック回路である。
また、本発明の第1の実施形態に係る高耐圧集積回路装置100は、フローティング領域5から離れてこのフローティング領域5を取り囲むように形成され、GND電位が印加されるp型のディープ領域(第1分離領域)4を備えている。ディープ領域4の外側の同一半導体基板内には、図11に示したように、他の相(V相、W相)の回路を同様に形成することができる。また、図11のようにX相、Y相、Z相の回路も同一半導体基板上に形成することができる。
ディープ領域4は、半導体基板1の電位を例えばGND電位に固定するための領域である。p型のベース領域4aは、エピタキシャル成長層2の上部に選択的に形成された拡散層であり、レベルシフトデバイスである高耐圧nチャネルMOSFET62のバックゲート層として使用される。高耐圧nチャネルMOSFET62は、セット用MOSFET62aおよびリセット用MOSFET62bの2つを備えている(図2(b)参照)。
ハイサイド分離層51とダイオード分離層52は、図2に示すように部分的に接続しており、同時に形成される。ディープ領域4、フローティング領域5、アノード領域6、カソード領域7、ダイオード分離層52、ハイサイド分離層51の各々は、図2(a)に示すように、各々の平面形状が、浮遊電位領域34を囲むようにして閉じた環状で形成されている。
また、フローティング領域5、ダイオード分離層52およびハイサイド分離層51は電位が固定されないフローティング領域である。また、FETでは、ゲート絶縁膜が酸化膜からなるMOS型でも、ゲート絶縁膜が酸化シリコン膜や窒化シリコン膜、或いはこれらの積層膜などの絶縁膜からなるMIS型でもかまわない。
エピタキシャル成長層2のブートストラップダイオードDbが形成される領域は、CMOS回路(ロジック回路)33が形成される浮遊電位領域34と同じ厚さで、埋め込み層50上に浮遊電位領域34を囲むように島状に配置されている。ディープ領域4は、このエピタキシャル成長層2のブートストラップダイオードDbが形成される領域を囲むようにリング状に設けられ、浮遊電位領域34から離れてエピタキシャル成長層2の表面から半導体基板1に到達するように形成されている。フローティング領域5は、ディープ領域4から離れて、ブートストラップダイオードDbが形成される部分のエピタキシャル成長層2を囲むようにリング状に設けられ、エピタキシャル成長層2の表面から空洞3に亘って貫通するように空洞3に到達している。
高耐圧nチャネルMOSFET62とレベルシフト抵抗RLは、レベルシフト回路LSUを構成する。ドレインコンタクト領域57の電位は高耐圧nチャネルMOSFET62がオンのときはグランド電位となり、オフのときはU-VCC端子13の電位になる。このU-VCC端子13の電位は主電源VCC2の低電位側電位VCC2L(=グランド電位)から高電位側電位VCC2Hの範囲で変動する。また、U-VCC端子13の電位はU-OUT端子14の電位にVDD電源16の電圧(固定電圧)を加算した電位になる。
すなわち、図2と異なる点は、図2では、ハイサイド分離層51の平面形状が浮遊電位領域34を囲む環状に形成されていたが、図4では、高耐圧nチャネルMOSFET62のドレインを囲むように形成されている点である。
このような形状であっても、同様の効果を得ることができる。また、図16のように、フローティング領域5とダイオード分離層52とを接続し、このフローティング領域5とダイオード分離層52とに囲まれた領域にブートストラップダイオードDbを形成することもできる。
図5において、上アーム出力素子Q1と下アーム出力素子Q4の接続点は主回路の中間点端子OUTであり、高耐圧集積回路装置100のU-OUT端子14に接続し、また図示しない負荷(モータなど)に接続する。U-OUT端子14(OUT端子)は中間電位にあり、主回路電源である高圧電源VCC2の高電位側電位VCC2Hと低電位側電位VCC2Lとの間で変動する。
上アーム出力素子Q1には上アームダイオードD1(還流ダイオード)が、下アーム出力素子Q4には下アームダイオードD4(還流ダイオード)が逆並列接続されている。
図5に示すように、上アーム出力素子Q1はフローティング状態(=浮遊電位状態)の上アームドライバGDU-Uにより駆動される。つまり外付けの上アーム出力素子Q1の制御電極にはHVゲートドライバICの上アームドライバGDU-Uの出力端子U-GATEが接続される。
図示していないが、上アームドライバGDU-Uは上アームCMOSインバータと上アーム・バッファアンプおよび上アーム・コントロールロジックから構成されている。一方、下アームドライバGDU-Xは下アームCMOSインバータと、下アーム・バッファアンプおよび下アーム・コントロールロジックとから構成されている。
したがって中間点端子(OUT端子)の電位は上アーム出力素子Q1および下アーム出力素子Q4の交互のオン/オフに伴って、接地電位(=GND電位=VCC2L)と主電源VCC2の高電位側電位VCC2Hの間で上昇・下降を繰り返す。上アーム出力素子Q1と下アーム出力素子Q4との交互のオン/オフの際のブートストラップ回路(ブートストラップダイオードDbとブートストラップコンデンサC1)の動作については、上述したように、ブートストラップコンデンサC1は、上アーム出力素子Q1がオフの場合でかつ、中間点端子OUTの電位がグランド電位まで下げられた期間のみで充電するため、ローサイドスイッチ(下アーム出力素子Q4)のオンタイム(あるいはハイサイドスイッチ(上アーム出力素子Q1)のオフタイム)は、上アームドライバGDU-UによってブートストラップコンデンサC1から引き出される電荷が完全に補充されるのに十分な長さにしなければならない。
また、定格電圧が1200Vクラスの高耐圧レベルシフタを想定した場合、半導体基板1としては比抵抗率250~400Ω・cm程度のものを用いる。空洞3の下に位置し、高耐圧nチャネルMOSFET62のドレインドリフト領域としても使用される埋め込み層50は、エピ厚が2~10μm程度のエピタキシャル成長層を半導体基板1上に形成するか、もしくは半導体基板1の表面から1100~1200℃の高温ドライブ処理により拡散深さXjが2~10μm程度になるように作製する。
まず、上記の方法により埋め込み層50を形成した支持基板である半導体基板1にマスク酸化膜(熱酸化)を形成し、トレンチホールのパターニング後にドライエッチングでトレンチのエッチングを行う。
つぎに、エッチング後はウェットエッチングでマスク酸化膜を除去し、1000~1200℃高温下の不活性ガス雰囲気(例えば水素ガス)でアニール処理を行う。
このアニール後はトレンチホールパターンの上部が塞がり空洞3が形成される。
ここで、電解エッチングなどでポーラスシリコンを形成し、高温下の不活性ガス雰囲気でアニール処理を行い、空洞3を形成してもよい。空洞3の形成後、エピタキシャル成長層2を形成する。エピタキシャル成長層2の不純物濃度は1×1014~1×1016/cm3程度である。
ここで、ブートストラップダイオードDbのアノード領域6とカソード領域7が空洞3にまで拡散してもかまわない。但し、ブートストラップダイオードDbのアノード領域6、フローティング領域5およびディープ領域4が接続しないように、互いに隙間を設ける。ブートストラップダイオードDbのアノード領域6とカソード領域7との間隔は100μm程度に設定し、アノード領域6とフローティング領域5との間隔はVDD電源16の電圧(例えば、15V程度)でパンチスルーしない間隔とする。
空洞3下の埋め込み層50の実効的な深さが1μm以上になるように設定することで、埋め込み層50をドレインドリフト領域とし、レベルシフトデバイスとして十分な信号伝達をハイサイドのCMOS回路33(ロジック回路)へ伝えることができる。
ここで、空洞3の形成後にn-型のエピタキシャル成長層2ではなくp-型のエピタキシャル成長層を成長させ、その後、リン不純物を注入し、図1のGNDp領域となるディープ領域4とフローティング領域5との間のエピタキシャル成長層2、フローティング領域5からカソード領域7までの間のエピタキシャル成長層2およびハイサイド分離層51とダイオード分離層52に囲まれたエピタキシャル成長層2を形成してもよい。不純物注入後、1100~1200℃で10時間ほどアニール処理を行い、これらのn領域を空洞の深さまで拡散させる。このとき、これらのn領域の濃度は1×1014~1×1017/cm3程度である。この場合、図1のディープ領域4、フローティング領域5、ハイサイド分離層51およびダイオード分離層52はp-型のエピタキシャル成長層に置き換わる。
空洞3を用いた部分SON半導体基板の代わりに酸化膜を用いた部分SOI半導体基板を用いた場合、酸化膜の厚さは、1500V程度の耐圧では15μm(酸化膜の比誘電率を3.9で計算)程度必要となり、空洞3の場合に比べて酸化膜の場合は4倍程度厚くする必要があるため製造コストが増大する。しかし、絶縁効果はあるため、空洞3の代わりに酸化膜を用いてもよい。
つぎに、上述の空洞3の厚さについて説明する。高耐圧集積回路装置100ではブートストラップダイオードDbと高耐圧nチャネルMOSFET62のそれぞれに逆バイアスを印加した際に埋め込み層50が完全に空乏化しており、リサーフ(RESURF)効果を損なわないときの誘電体分離高耐圧集積回路装置の耐圧Vbrはポアソン式を変換して式(1)で表される。
Vbr=Ecr×(d/2+Tox×εsi/εox)・・・(1)
ここでEcrは臨界電界、dはn-型半導体層の厚さ、Toxは誘電体層の厚さ、εsiはシリコンの比誘電率、εoxは誘電体の比誘電率である。
誘電体層が空洞3の場合、εoxに対応する空洞3の誘電率εcabityは1となり、Ecr=3×105(V/cm),d=10μm,εsi=11.7で、Toxに対応する空洞3の厚さTcabity=4μmを代入するとVbr=1550Vとなる。この空洞3の厚さはSOI基板を用いるときの酸化膜の厚さの1/4程度になる。
図6において、高耐圧nチャネルMOSFET62がオフ状態では、U-VCC端子13の電位はU-OUT端子14の電位にVDD端子12の電位を加算した電位となる。
図6(a)において、U-OUT端子14の電位が主電源VCC2の高電位側電位VCC2Hになり、高耐圧nチャネルMOSFET62がオフのとき、ブートストラップダイオードDbのカソード領域7と高耐圧nチャネルMOSFET62のドレインコンタクト領域57に高電圧が印加される。そうすると、pn接合81,82から広がる空乏層90は埋め込み層50内で接続し、空洞3に達する。また、pn接合83から広がった空乏層90も一部空洞に達する。この状態ではU相である上アーム出力素子Q1のゲートにGDUを介してオン信号が印加されてQ1はオン状態になる。
この第1の実施形態では、半導体基板1の埋め込み層50内にSON構造の空洞3を絶縁分離領域として形成し、空洞3の上部にあるエピタキシャル成長層2をブートストラップダイオードDbのドリフト領域とし、また、空洞3の下部にある埋め込み層50をレベルシフトデバイスである高耐圧nチャネルMOSFET62のドレインドリフト領域として使用する。
また、高耐圧接合終端領域全域をブートストラップダイオードDbとして利用できるため、充電電流も最大限利用することができる。
さらに、ブートストラップダイオードDbの下部に高耐圧nチャネルMOSFET62を配置しているため、別領域に高耐圧nチャネルMOSFET62を配置する必要がなく、チップ面積の増大を抑えることができる。
図7に示すように、本発明の第2の実施形態に係る高耐圧集積回路装置200は、本発明の第1の実施形態に係る高耐圧集積回路装置100に対して以下の構成が異なっている。
すなわち、本発明の第1の実施形態に係る高耐圧集積回路装置100では、p型のハイサイド分離層51およびp型のダイオード分離層52がフローティング状態になっている。これに対し、本発明の第2の実施形態に係る高耐圧集積回路装置200では、p型のハイサイド分離層51の上部にp+型のコンタクト領域51a、p型のダイオード分離層52の上部にp+型のコンタクト領域52aがそれぞれ形成され、このコンタクト領域51aおよび52aにU-OUT端子14が接続されている。このような構成とすることにより、U-OUT端子14に負電圧サージが印加された際のCMOS回路33の誤動作を抑制することができる。
この現象を防止するために、p型のハイサイド分離層51の上部にp+型のコンタクト領域51a、p型のダイオード分離層52の上部にp+型のコンタクト領域52aを設ける。これらのコンタクト領域51a,52aをU-OUT端子14に接続することで、図7に示すように、p型のハイサイド分離層51とp型のダイオード分離層52に入り込んだ正孔92をグランド電位より低い電位にあるU-OUT端子14から引抜くことができる。
また、上述した第1の実施形態に係る高耐圧集積回路装置100では、図1に示すように、p型のディープ領域4の上部にp型のベース領域4aが形成されている。これに対し、本発明の第2の実施形態に係る高耐圧集積回路装置200では、図7に示すように、p型のベース領域4aは形成されておらず、ディープ領域4の上部にn+型のソース領域55が形成されている。このようにp型のベース領域4aを形成しない場合もある。しかし、ベース領域4aとディープ領域4を別々に形成する場合の方が、高耐圧nチャネルMOSFET62のバックゲートの不純物濃度を制御しやすい。
図8に示すように、本発明の第3の実施形態に係る高耐圧集積回路装置300は、上述した第1の実施形態に係る高耐圧集積回路装置100に対して以下の構成が異なっている。
すなわち、図1に示すように、本発明の第1の実施形態に係る高耐圧集積回路装置100では、ハイサイド分離層51とダイオード分離層52との間のエピタキシャル成長層2に高耐圧nチャネルMOSFET62のn+型のドレインコンタクト領域57が設けられ、ハイサイド分離層51および浮遊電位領域34の下に空洞3が配置された構成になっている。
これに対し、本発明の第3の実施形態に係る高耐圧集積回路装置300では、図8に示すように、ハイサイド分離層51およびダイオード分離層52が設けられておらず、第1の実施形態の高耐圧nチャネルMOSFET62に対して高耐圧nチャネルMOSFET63の構成が異なっている。そして、本発明の第3の実施形態に係る高耐圧集積回路装置300では、浮遊電位領域34下の空洞3も設けられていない。
図8において、アノード領域6から注入された正孔92がカソード領域7およびドレインコンタクト領域57に入り込み、ハイサイド側のコンタクト領域20やp+型のソース領域18に入り込まないように、アノード領域6から注入された正孔92の拡散長より距離Lを大きくする。このように、距離Lが正孔92の拡散長より長くすることで、コンタクト領域20や+型のソース領域18に到達する前に点線で示す正孔92は再結合により消滅する。正孔92の拡散長は数10μm程度である。
図9に示すように、本発明の第4の実施形態に係る高耐圧集積回路装置400は、上述した第1の実施形態に係る高耐圧集積回路装置100に対して以下の構成が異なっている。
すなわち、図1に示すように、本発明の第1の実施形態に係る高耐圧集積回路装置100では、高耐圧nチャネルMOSFET62のドレインコンタクト領域57と浮遊電位領域34との間にハイサイド分離層51が設けられ、ハイサイド分離層51および浮遊電位領域34の下に空洞3が配置された構成になっている。
これに対し、本発明の第4の実施形態に係る高耐圧集積回路装置400では、図9に示すように、ハイサイド分離層51が設けられておらず、浮遊電位領域34下の空洞3も設けられていない。
ドレインコンタクト領域57とコンタクト領域20との間隔は、上述の抵抗条件を考慮すると、100μm以上が望ましい。また、ドレインコンタクト領域57とコンタクト領域20との間隔を短くするために、エピタキシャル成長層2の上部にp型拡散層を配置して、寄生抵抗RR1の抵抗値を高くしても良い。
なお、本発明の第1乃至第4の実施形態に係る半導体装置では、半導体基板としてシリコン半導体基板を用いた場合について説明したが、本発明はこれに限定されるものではなく、例えば炭化ケイ素(SiC)や窒化ガリウム(GaN)などの半導体基板を用いた半導体装置に適用することができる。
2 エピタキシャル成長層(半導体層)
3 空洞(第1絶縁分離領域,第2絶縁分離領域)
4 ディープ領域(第1分離領域)
5 フローティング領域(第2分離領域)
6 アノード領域
7 カソード領域
8 GND電極
9 アノード電極
10 カソード電極
11 GND端子
12 VDD端子
13 U-VCC端子
14 U-OUT端子
15 U-GATE端子
16 VDD電源
18 ソース領域
19 ドレイン領域
20 コンタクト領域
21 オフセット領域
22 ソース領域
23 ドレイン領域
24,56 コンタクト領域
25,28,53a ゲート電極
26,29 ソース電極
27,30,54a ドレイン電極
31 pチャネルMOSFET
32 nチャネルMOSFET
33 CMOS回路
34 浮遊電位領域
35 形成領域
50 埋め込み層
51 ハイサイド分離層(第4分離領域)
51a,52a コンタクト領域
52 ダイオード分離層(第3分離領域)
53 ゲート端子
54 ドレイン端子
55 ソース領域
56 コンタクト領域
57 ドレインコンタクト領域
62、63 高耐圧nチャネルMOSFET
81,82,83 pn接合
90 空乏層
91 電子
92 正孔
100,200,300,400 高耐圧集積回路装置
Db ブートストラップダイオード
C1 ブートストラップコンデンサ
RL レベルシフト抵抗
Q1~Q3 上アーム出力素子
Q4~Q6 下アーム出力素子
VCC2 主電源
VCC2H 高電位側電位
VCC2L 低電位側電位
L 距離
GDU ゲート駆動回路
Claims (20)
- p型の半導体基板と、
前記半導体基板上に形成されるn型の埋め込み層と、
前記埋め込み層上に形成されるn型の半導体層と、
前記半導体層の一部に設けられた浮遊電位領域と、
前記浮遊電位領域が設けられた部分の前記半導体層を囲み前記半導体基板と接し、前記浮遊電位領域から離れてリング状に形成されるp型の第1分離領域と、
前記浮遊電位領域と前記第1分離領域との間の前記半導体層の下部に設けられた第1絶縁分離領域と、
前記第1絶縁分離領域上に形成されるダイオードと、
前記第1分離領域から離れて前記ダイオードが配置された領域をリング状に囲み前記半導体層の表面から前記半導体層の下部に達するp型の第2分離領域と、
前記第1分離領域の上部に形成されるn型のソース領域と、
前記ダイオードのカソード領域と前記浮遊電位領域との間の前記半導体層の上部に形成される、前記ソース領域を有するトランジスタのn型のドレインコンタクト領域と、
を備えることを特徴とする半導体装置。 - p型の半導体基板と、
前記半導体基板上に形成されるn型の埋め込み層と、
前記埋め込み層上に形成されるn型の半導体層と、
前記半導体層の一部に設けられた浮遊電位領域と、
前記浮遊電位領域が設けられた部分の前記半導体層を囲み前記半導体基板と接し、前記浮遊電位領域から離れてリング状に形成されるp型の第1分離領域と、
前記浮遊電位領域と前記第1分離領域との間の前記半導体層の下部に設けられた第1絶縁分離領域と、
前記第1絶縁分離領域上に形成されるダイオードと、
前記第1分離領域から離れて前記ダイオードが配置された領域をリング状に囲み前記半導体層の表面から前記半導体層の下部に達するp型の第2分離領域と、
前記第1分離領域と前記第2分離領域との間の前記半導体層の上部に形成されるp型のベース領域と、
前記ベース領域の上部に形成されるn型のソース領域と、
前記ダイオードのカソード領域と前記浮遊電位領域との間の前記半導体層の上部に形成される、前記ベース領域および前記ソース領域を有するトランジスタのn型のドレインコンタクト領域と、
を備えることを特徴とする半導体装置。 - 前記ダイオードは、
前記第2分離領域から離れて前記第1絶縁分離領域上の前記半導体層の上部に形成されるp型のアノード領域と、
前記アノード領域と前記浮遊電位領域との間で前記アノード領域および前記浮遊電位領域から離れて前記第1絶縁分離領域上の前記半導体層の上部に形成されるn型の前記カソード領域と、
を備えることを特徴とする請求項1または2に記載の半導体装置。 - 前記トランジスタは、前記ソース領域と前記半導体層に挟まれた前記第1分離領域上にゲート絶縁膜を介して形成されるゲート電極を更に備えることを特徴とする請求項3に記載の半導体装置。
- 前記浮遊電位領域にロジック回路が集積化されることを特徴とする請求項4に記載の半導体装置。
- 前記カソード領域と前記ドレインコンタクト領域との間で前記半導体層の上面から前記第1絶縁分離領域に達するp型の第3分離領域を更に備えることを特徴とする請求項4に記載の半導体装置。
- 前記ロジック回路の下方を覆うように前記半導体層の下部に設けられた第2絶縁分離領域と、前記ドレインコンタクト領域と前記浮遊電位領域との間で前記半導体層の表面から前記第2絶縁分離領域に達するp型の第4分離領域と、を更に備えることを特徴とする請求項5に記載の半導体装置。
- 前記第3分離領域が前記ロジック回路の電源の低電位側と電気的に接続されたことを特徴とする請求項5に記載の半導体装置。
- 前記第4分離領域が前記ロジック回路の電源の低電位側と電気的に接続されたことを特徴とする請求項7に記載の半導体装置。
- 前記第2分離領域、前記第3分離領域、前記第4分離領域、前記アノード領域および前記カソード領域は、平面形状が閉じた環状であることを特徴とする請求項7に記載の半導体装置。
- 前記ドレインコンタクト領域と前記浮遊電位領域との距離が、前記アノード領域から注入される正孔の拡散長さより長いことを特徴とする請求項1または2に記載の半導体装置。
- 前記第1絶縁分離領域が、空洞であることを特徴とする請求項1または2に記載の半導体装置。
- 前記第2絶縁分離領域が、空洞であることを特徴とする請求項7に記載の半導体装置。
- 前記カソード領域と前記浮遊電位領域とを接続する導電路を備えることを特徴とする請求項1または2に記載の半導体装置。
- 前記埋め込み層は、前記半導体基板の上部に形成された拡散層からなり、前記半導体層は、前記埋め込み層上に形成されたエピタキシャル成長層からなることを特徴とする請求項1または2に記載の半導体装置。
- 前記埋め込み層は、前記半導体基板上に形成された第1エピタキシャル成長層からなり、前記半導体層は、前記第1エピタキシャル成長層上に形成された第2エピタキシャル成長層からなることを特徴とする請求項1または2に記載の半導体装置。
- p型の半導体基板と、
前記半導体基板上に形成されるn型の埋め込み層と、
前記埋め込み層の上に設けられた、ロジック回路が形成される浮遊電位領域と、
前記浮遊電位領域と同じ厚さで、前記埋め込み層の上に、前記浮遊電位領域を囲むように島状に配置されたn型の半導体層と、
前記半導体層を囲むようにリング状に設けられ、前記浮遊電位領域から離れて、前記半導体層の上面から前記半導体基板に達するp型の第1分離領域と、
前記浮遊電位領域と前記第1分離領域との間の前記埋め込み層に設けられた第1絶縁分離領域と、
前記第1絶縁分離領域上に形成されるダイオードと、
前記第1分離領域から離れて、前記ダイオードが配置される部分の前記半導体層を囲むようにリング状に設けられ、前記半導体層を貫通するp型の第2分離領域と、
前記第1分離領域の上部に設けられた、トランジスタのn型のソース領域と、
前記ダイオードのカソード領域と前記浮遊電位領域との間の前記半導体層の上部に設けられた、前記トランジスタのn型のドレインコンタクト領域と、
を備えることを特徴とする半導体装置。 - p型の半導体基板と、
前記半導体基板上に形成されるn型の埋め込み層と、
前記埋め込み層の上に設けられた、ロジック回路が形成される浮遊電位領域と、
前記浮遊電位領域と同じ厚さで、前記埋め込み層の上に、前記浮遊電位領域を囲むように島状に配置されたn型の半導体層と、
前記半導体層を囲むようにリング状に設けられ、前記浮遊電位領域から離れて、前記半導体層の上面から前記半導体基板に達するp型の第1分離領域と、
前記浮遊電位領域と前記第1分離領域との間の前記埋め込み層に設けられた第1絶縁分離領域と、
前記第1絶縁分離領域上に形成されるダイオードと、
前記第1分離領域から離れて、前記ダイオードが配置される部分の前記半導体層を囲むようにリング状に設けられ、前記半導体層を貫通するp型の第2分離領域と、
前記第1分離領域と前記第2分離領域との間の前記半導体層の上部に形成される、トランジスタのp型のベース領域と、
前記ベース領域の上部に形成される、前記トランジスタのn型のソース領域と、
前記ダイオードのカソード領域と前記浮遊電位領域との間の前記半導体層の上部に設けられた、前記トランジスタのn型のドレインコンタクト領域と、
を備えることを特徴とする半導体装置。 - 前記ダイオードは、
前記第1絶縁分離領域上の前記半導体層に形成されたp型のアノード領域と、
アノード領域と前記浮遊電位領域との間の前記半導体層に形成されるn型の前記カソード領域と、
を備えることを特徴とする請求項17または18に記載の半導体装置。 - 前記トランジスタは、前記ソース領域と前記半導体層に挟まれた前記第1分離領域の上部の一部をベース領域として、前記ベース領域上にゲート絶縁膜を介して形成されるゲート電極、を更に備えることを特徴とする請求項17に記載の半導体装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015522531A JP5994939B2 (ja) | 2013-06-14 | 2014-06-06 | 半導体装置 |
EP14811117.2A EP3010042B1 (en) | 2013-06-14 | 2014-06-06 | Semiconductor device |
CN201480019003.8A CN105074922B (zh) | 2013-06-14 | 2014-06-06 | 半导体器件 |
US14/781,244 US10002961B2 (en) | 2013-06-14 | 2014-06-06 | Semiconductor device suppressing current leakage in a bootstrap diode |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013125343 | 2013-06-14 | ||
JP2013-125343 | 2013-06-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014199608A1 true WO2014199608A1 (ja) | 2014-12-18 |
Family
ID=52021924
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/003022 WO2014199608A1 (ja) | 2013-06-14 | 2014-06-06 | 半導体装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10002961B2 (ja) |
EP (1) | EP3010042B1 (ja) |
JP (1) | JP5994939B2 (ja) |
CN (1) | CN105074922B (ja) |
WO (1) | WO2014199608A1 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016132418A1 (ja) * | 2015-02-18 | 2016-08-25 | 富士電機株式会社 | 半導体集積回路 |
CN106298768A (zh) * | 2015-06-10 | 2017-01-04 | 联华电子股份有限公司 | 半导体元件及半导体元件的操作方法 |
JP2017045966A (ja) * | 2015-08-28 | 2017-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2020004851A (ja) * | 2018-06-28 | 2020-01-09 | エイブリック株式会社 | 半導体装置及び半導体チップ |
JP2021150532A (ja) * | 2020-03-19 | 2021-09-27 | 株式会社東芝 | 半導体装置 |
EP4231352A1 (en) * | 2022-02-17 | 2023-08-23 | Infineon Technologies Austria AG | Semiconductor device including substrate layer with floating base region and gate driver circuit |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9537338B2 (en) | 2014-09-16 | 2017-01-03 | Navitas Semiconductor Inc. | Level shift and inverter circuits for GaN devices |
US9571093B2 (en) | 2014-09-16 | 2017-02-14 | Navitas Semiconductor, Inc. | Half bridge driver circuits |
US20160087529A1 (en) * | 2014-09-19 | 2016-03-24 | Sanken Electric Co., Ltd. | Bootstrap Circuit |
US9905558B1 (en) * | 2016-12-22 | 2018-02-27 | Texas Instruments Incorporated | Conductivity modulated drain extended MOSFET |
TWI629785B (zh) | 2016-12-29 | 2018-07-11 | 新唐科技股份有限公司 | 高電壓積體電路的高電壓終端結構 |
JP6729487B2 (ja) * | 2017-05-15 | 2020-07-22 | 三菱電機株式会社 | 半導体装置、半導体装置の製造方法、および電力変換装置 |
CN109427771B (zh) * | 2017-09-01 | 2020-10-30 | 无锡华润上华科技有限公司 | 一种集成电路芯片及其制作方法、栅驱动电路 |
CN110010678A (zh) * | 2018-01-04 | 2019-07-12 | 中兴通讯股份有限公司 | 横向绝缘栅双极晶体管及其制作方法 |
JP6971931B2 (ja) * | 2018-07-27 | 2021-11-24 | 日立Astemo株式会社 | パワー半導体装置 |
US10636872B1 (en) * | 2018-10-31 | 2020-04-28 | Globalfoundries Inc. | Apparatus and method to prevent integrated circuit from entering latch-up mode |
JP7143734B2 (ja) * | 2018-11-15 | 2022-09-29 | 富士電機株式会社 | 半導体集積回路 |
CN112397388B (zh) * | 2019-08-16 | 2022-01-28 | 珠海格力电器股份有限公司 | 二极管及其制备方法 |
CN112750899B (zh) * | 2019-10-31 | 2022-05-27 | 广东美的白色家电技术创新中心有限公司 | 一种半导体器件及其制备方法、电器设备 |
JP7300968B2 (ja) * | 2019-11-14 | 2023-06-30 | 三菱電機株式会社 | 半導体装置 |
CN111415932B (zh) * | 2020-03-30 | 2022-10-04 | 电子科技大学 | 高压自举二极管复合器件结构 |
CN115274849A (zh) * | 2021-04-29 | 2022-11-01 | 苏州华太电子技术股份有限公司 | Ldmos器件 |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001144276A (ja) | 1999-08-31 | 2001-05-25 | Toshiba Corp | 半導体基板およびその製造方法 |
JP2002324848A (ja) * | 2001-02-20 | 2002-11-08 | Mitsubishi Electric Corp | 半導体装置 |
JP2003332540A (ja) | 2002-05-08 | 2003-11-21 | Nec Corp | 半導体基板の製造方法、半導体装置の製造方法、および半導体基板、半導体装置 |
JP2004047937A (ja) * | 2002-05-24 | 2004-02-12 | Mitsubishi Electric Corp | 半導体装置 |
JP2004200472A (ja) | 2002-12-19 | 2004-07-15 | Mitsubishi Electric Corp | 誘電体分離型半導体装置およびその製造方法 |
JP3604148B2 (ja) | 1994-07-15 | 2004-12-22 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | ブートストラップダイオードエミュレータを用いるブリッジ回路用ドライバ回路 |
JP2006005182A (ja) * | 2004-06-18 | 2006-01-05 | Mitsubishi Electric Corp | 半導体装置 |
JP3941206B2 (ja) | 1998-02-26 | 2007-07-04 | 富士電機デバイステクノロジー株式会社 | 高耐圧ic |
JP2012009694A (ja) * | 2010-06-25 | 2012-01-12 | Mitsubishi Electric Corp | 電力用半導体装置 |
JP5055813B2 (ja) | 2006-04-10 | 2012-10-24 | 富士電機株式会社 | Soi横型半導体装置 |
JP2012227300A (ja) | 2011-04-19 | 2012-11-15 | Fuji Electric Co Ltd | 半導体装置 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06188372A (ja) * | 1992-07-20 | 1994-07-08 | Philips Electron Nv | 集積半導体回路 |
US5666280A (en) | 1993-05-07 | 1997-09-09 | Philips Electronics North America Corporation | High voltage integrated circuit driver for half-bridge circuit employing a jet to emulate a bootstrap diode |
US5373435A (en) | 1993-05-07 | 1994-12-13 | Philips Electronics North America Corporation | High voltage integrated circuit driver for half-bridge circuit employing a bootstrap diode emulator |
DE19811604B4 (de) | 1997-03-18 | 2007-07-12 | Kabushiki Kaisha Toshiba, Kawasaki | Halbleitervorrichtung |
EP1067599B1 (en) | 1999-07-09 | 2007-09-12 | STMicroelectronics S.r.l. | A method of forming structures with buried oxide regions in a semiconductor substrate |
KR101463076B1 (ko) * | 2008-03-28 | 2014-12-05 | 페어차일드코리아반도체 주식회사 | 레벨 시프트 소자들을 구비하는 고압 반도체소자 및 그의제조방법 |
-
2014
- 2014-06-06 JP JP2015522531A patent/JP5994939B2/ja active Active
- 2014-06-06 US US14/781,244 patent/US10002961B2/en active Active
- 2014-06-06 WO PCT/JP2014/003022 patent/WO2014199608A1/ja active Application Filing
- 2014-06-06 CN CN201480019003.8A patent/CN105074922B/zh active Active
- 2014-06-06 EP EP14811117.2A patent/EP3010042B1/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3604148B2 (ja) | 1994-07-15 | 2004-12-22 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | ブートストラップダイオードエミュレータを用いるブリッジ回路用ドライバ回路 |
JP3941206B2 (ja) | 1998-02-26 | 2007-07-04 | 富士電機デバイステクノロジー株式会社 | 高耐圧ic |
JP2001144276A (ja) | 1999-08-31 | 2001-05-25 | Toshiba Corp | 半導体基板およびその製造方法 |
JP2002324848A (ja) * | 2001-02-20 | 2002-11-08 | Mitsubishi Electric Corp | 半導体装置 |
JP2003332540A (ja) | 2002-05-08 | 2003-11-21 | Nec Corp | 半導体基板の製造方法、半導体装置の製造方法、および半導体基板、半導体装置 |
JP2004047937A (ja) * | 2002-05-24 | 2004-02-12 | Mitsubishi Electric Corp | 半導体装置 |
US6825700B2 (en) | 2002-05-24 | 2004-11-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JP2004200472A (ja) | 2002-12-19 | 2004-07-15 | Mitsubishi Electric Corp | 誘電体分離型半導体装置およびその製造方法 |
JP2006005182A (ja) * | 2004-06-18 | 2006-01-05 | Mitsubishi Electric Corp | 半導体装置 |
JP5055813B2 (ja) | 2006-04-10 | 2012-10-24 | 富士電機株式会社 | Soi横型半導体装置 |
JP2012009694A (ja) * | 2010-06-25 | 2012-01-12 | Mitsubishi Electric Corp | 電力用半導体装置 |
JP2012227300A (ja) | 2011-04-19 | 2012-11-15 | Fuji Electric Co Ltd | 半導体装置 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016132418A1 (ja) * | 2015-02-18 | 2016-08-25 | 富士電機株式会社 | 半導体集積回路 |
JPWO2016132418A1 (ja) * | 2015-02-18 | 2017-05-25 | 富士電機株式会社 | 半導体集積回路 |
US10217765B2 (en) | 2015-02-18 | 2019-02-26 | Fuji Electric Co., Ltd. | Semiconductor integrated circuit |
CN106298768A (zh) * | 2015-06-10 | 2017-01-04 | 联华电子股份有限公司 | 半导体元件及半导体元件的操作方法 |
JP2017045966A (ja) * | 2015-08-28 | 2017-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2020004851A (ja) * | 2018-06-28 | 2020-01-09 | エイブリック株式会社 | 半導体装置及び半導体チップ |
JP7045271B2 (ja) | 2018-06-28 | 2022-03-31 | エイブリック株式会社 | 半導体装置及び半導体チップ |
JP2021150532A (ja) * | 2020-03-19 | 2021-09-27 | 株式会社東芝 | 半導体装置 |
JP7232208B2 (ja) | 2020-03-19 | 2023-03-02 | 株式会社東芝 | 半導体装置 |
EP4231352A1 (en) * | 2022-02-17 | 2023-08-23 | Infineon Technologies Austria AG | Semiconductor device including substrate layer with floating base region and gate driver circuit |
Also Published As
Publication number | Publication date |
---|---|
JP5994939B2 (ja) | 2016-09-21 |
JPWO2014199608A1 (ja) | 2017-02-23 |
EP3010042B1 (en) | 2020-04-15 |
US20160056282A1 (en) | 2016-02-25 |
CN105074922A (zh) | 2015-11-18 |
CN105074922B (zh) | 2018-07-03 |
EP3010042A4 (en) | 2017-01-18 |
EP3010042A1 (en) | 2016-04-20 |
US10002961B2 (en) | 2018-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5994939B2 (ja) | 半導体装置 | |
JP5757145B2 (ja) | 半導体装置 | |
US9343453B2 (en) | Semiconductor device | |
JP5754558B2 (ja) | 半導体集積回路装置 | |
US9412732B2 (en) | Semiconductor device | |
US9478543B2 (en) | Semiconductor integrated circuit | |
JP6237901B2 (ja) | 半導体集積回路装置 | |
TWI557876B (zh) | Semiconductor device | |
US20150021711A1 (en) | Semiconductor device | |
JP5040135B2 (ja) | 誘電体分離型半導体装置及びその製造方法 | |
TW201824539A (zh) | 高電壓積體電路的高電壓終端結構 | |
US20080164506A1 (en) | Pn junction and mos capacitor hybrid resurf transistor | |
JP3543508B2 (ja) | 半導体装置 | |
JP6996247B2 (ja) | 半導体集積回路装置 | |
JP2008288476A (ja) | 高耐圧ic | |
JP2004006555A (ja) | 半導体装置 | |
JP2012028451A (ja) | 半導体集積回路装置 | |
JP2010056212A (ja) | 半導体集積回路装置、及びその製造方法 | |
US11171201B2 (en) | Semiconductor integrated circuit having a first buried layer and a second buried layer | |
JP2010010264A (ja) | 半導体装置 | |
JP2004031903A (ja) | 高耐圧ic | |
JP2004006674A (ja) | 高耐圧ic | |
JP2011066290A (ja) | 半導体装置およびその製造方法 | |
JP2004006675A (ja) | 高耐圧ic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201480019003.8 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14811117 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2014811117 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14781244 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2015522531 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |